
CHAPTER 21 STANDBY FUNCTION
User
’
s Manual U15862EJ3V0UD
659
21.2 HALT Mode
21.2.1 Setting and operation status
The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.
In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply
to the other on-chip peripheral functions continues.
As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was
set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.
Table 21-3 shows the operation status in the HALT mode.
The average power consumption of the system can be reduced by using the HALT mode in combination with the
normal operation mode for intermittent operation.
Caution
Insert five or more NOP instructions after the HALT instruction.
21.2.2 Releasing HALT mode
The HALT mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request, and
RESET pin input.
After the HALT mode has been released, the normal operation mode is restored.
(1) Releasing HALT mode by non-maskable interrupt request or unmasked maskable interrupt request
The HALT mode is released by a non-maskable interrupt request or an unmasked maskable interrupt request,
regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine,
however, an interrupt request that is issued later is serviced as follows.
(a) If an interrupt request with a priority lower than that of the interrupt request currently being serviced is
issued, only the HALT mode is released, and that interrupt request is not acknowledged. The interrupt
request itself is retained.
(b) If an interrupt request with a priority higher than that of the interrupt request currently being serviced is
issued (including a non-maskable interrupt request), the HALT mode is released and that interrupt request
is acknowledged.
Table 21-2. Operation After Releasing HALT Mode by Interrupt Request
Release Source
Interrupt Enabled (EI) Status
Interrupt Disabled (DI) Status
Non-maskable interrupt request
Execution branches to the handler address
Maskable interrupt request
Execution branches to the handler
address or the next instruction is
executed
The next instruction is executed
(2) Releasing HALT mode by RESET pin input
The same operation as the normal reset operation is performed.