![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD70F3757GJ-GAE-AX_datasheet_99850/UPD70F3757GJ-GAE-AX_11.png)
User’s Manual U18854EJ2V0UD
9
CONTENTS
CHAPTER 1 INTRODUCTION .................................................................................................................21
1.1
General .....................................................................................................................................21
1.2
Features....................................................................................................................................22
1.2.1
V850ES/HE3 (
μPD70F3747)..................................................................................................... 22
1.2.2
V850ES/HF3 (
μPD70F3750) ..................................................................................................... 23
1.2.3
V850ES/HG3 (
μPD70F3752) .................................................................................................... 24
1.2.4
V850ES/HJ3 (
μPD70F3755, 70F3757) ..................................................................................... 25
1.3
Application Fields ...................................................................................................................26
1.4
Ordering Information ..............................................................................................................26
1.5
Pin Configuration (Top View) .................................................................................................27
1.5.1
V850ES/HE3 (
μPD70F3747)..................................................................................................... 27
1.5.2
V850ES/HF3 (
μPD70F3750) ..................................................................................................... 28
1.5.3
V850ES/HG3 (
μPD70F3752) .................................................................................................... 29
1.5.4
V850ES/HJ3 (
μPD70F3755, 70F3757) ..................................................................................... 30
1.6
Function Block Configuration................................................................................................32
1.6.1
V850ES/HE3 (
μPD70F3747)..................................................................................................... 32
1.6.2
V850ES/HF3 (
μPD70F3750) ..................................................................................................... 35
1.6.3
V850ES/HG3 (
μPD70F3752) .................................................................................................... 38
1.6.4
V850ES/HJ3 (
μPD70F3755, 70F3757) ..................................................................................... 41
1.7
Overview of Functions............................................................................................................44
CHAPTER 2 PIN FUNCTIONS ................................................................................................................45
2.1
Pin Function List .....................................................................................................................45
2.2
Pin Status .................................................................................................................................57
2.3
Pin I/O Circuit Types and Recommended Connection of Unused Pins ............................58
2.4
Pin I/O Circuits.........................................................................................................................62
CHAPTER 3 CPU FUNCTION.................................................................................................................64
3.1
Features....................................................................................................................................64
3.2
CPU Register Set.....................................................................................................................65
3.2.1
Program register set .................................................................................................................. 66
3.2.2
System register set.................................................................................................................... 67
3.3
Operation Modes .....................................................................................................................73
3.4
Address Space ........................................................................................................................74
3.4.1
CPU address space................................................................................................................... 74
3.4.2
Memory map.............................................................................................................................. 75
3.4.3
Areas ......................................................................................................................................... 77
3.4.4
Wraparound of data space ........................................................................................................81
3.4.5
Recommended use of address space ....................................................................................... 81
3.4.6
Peripheral I/O registers.............................................................................................................. 84
3.4.7
Special registers ........................................................................................................................ 97
3.4.8
Cautions .................................................................................................................................. 101
CHAPTER 4 PORT FUNCTIONS..........................................................................................................104
4.1
Features..................................................................................................................................104