- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359326 > V55C2128164VB (Mosel Vitelic, Corp.) 128Mbit LOW-POWER SDRAM 2.5 VOLT, TSOP II / BGA PACKAGE 8M X 16 PDF資料下載
參數(shù)資料
| 型號(hào)： | V55C2128164VB |
| 廠(chǎng)商： | Mosel Vitelic, Corp. |
| 英文描述： | 128Mbit LOW-POWER SDRAM 2.5 VOLT, TSOP II / BGA PACKAGE 8M X 16 |
| 中文描述： | 128Mbit低功率SDRAM 2.5伏，第二的TSOP / BGA封裝，8米× 16 |
| 文件頁(yè)數(shù)： | 14/44頁(yè) |
| 文件大小： | 591K |
| 代理商： | V55C2128164VB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
14
V55C2128164V(T/B) Rev. 1.2 August 2002
MOSEL VITELIC
V55C2128164V(T/B)
Notes for AC Parameters:
1.
For proper power-up see the operation section of this data sheet.
2.
AC timing tests are referenced to the 0.9V crossover point for VCCQ=1.8V components. The transition time is mea-
sured between V
IH
and V
IL
. All AC measurements assume t
T
= 1ns with the AC output load circuit shown in
Figure 1.
4.
If clock rising time is longer than 1 ns, a time (t
T
/2 – 0.5) ns has to be added to this parameter.
5.
If t
T
is longer than 1 ns, a time (t
T
– 1) ns has to be added to this parameter.
6.
These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as
follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
7.
Referenced to the time which the output achieves the open circuit condition, not to output voltage levels
19
t
REF
Refresh Period (4096 cycles)
—
64
—
64
—
64
—
64
—
64
ms
20
t
SREX
Self Refresh Exit Time
1
—
1
—
1
—
1
—
1
—
CLK
Read Cycle
21
t
OH
Data Out Hold Time
3
–
3
–
3
–
3
–
3
–
ns
2
22
t
LZ
Data Out to Low Impedance Time
1
–
1
–
1
–
1
–
1
–
ns
23
t
HZ
Data Out to High Impedance Time
3
6
3
7
3
7
3
7
3
7
ns
7
24
t
DQZ
DQM Data Out Disable Latency
–
2
–
2
–
2
–
2
–
2
CLK
Write Cycle
25
t
WR
Write Recovery Time
1
–
1
–
1
–
1
–
1
–
CLK
26
t
DQW
DQM Write Mask Latency
0
–
0
–
0
–
0
–
0
–
CLK
#
Symbol Parameter
Limit Values
Unit Note
-6
-7PC
-7
-8PC
-10
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
1.4V
1.4V
tCS
tCH
tAC
tAC
tLZ
tOH
tHZ
CLK
COMMAND
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
VIH
VIL
t
T
Figure 1.
tCK
AC Characteristics
(Cont’d)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V55C2128164VT | 128Mbit LOW-POWER SDRAM 2.5 VOLT, TSOP II / BGA PACKAGE 8M X 16 |
| V55C2128164V | 128Mbit LOW-POWER SDRAM 2.5 VOLT, TSOP II / BGA PACKAGE 8M X 16 |
| V56CH8 | Surface Mount Varistors - Transient Voltage Surge Suppressor |
| V56MA2B | Varistor Products - Axial Lead |
| V56RA16 | Varistor Products - Low Profile |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V55C2128164VT | 制造商:MOSEL 制造商全稱(chēng):MOSEL 功能描述:128Mbit LOW-POWER SDRAM 2.5 VOLT, TSOP II / BGA PACKAGE 8M X 16 |
| V55C2256164VB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16 |
| V55HD | 制造商:Bugera 功能描述:55 WATT GUITAR AMPLIFIER 2 CHANNEL TUBE HEAD |
| V55MLA0402LN | 制造商:LITTELFUSE 制造商全稱(chēng):Littelfuse 功能描述:Varistor Products Surface Mount Multilayer Varistors (MLVs) > MLA Series |
| V55MLA0402N | 制造商:LITTELFUSE 制造商全稱(chēng):Littelfuse 功能描述:Varistor Products Surface Mount Multilayer Varistors (MLVs) > MLA Series |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。