- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359412 > VPX3214C (Electronic Theatre Controls, Inc.) Video Pixel Decoders PDF資料下載
參數(shù)資料
| 型號(hào)： | VPX3214C |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Video Pixel Decoders |
| 中文描述： | 視頻解碼器像素 |
| 文件頁(yè)數(shù)： | 26/80頁(yè) |
| 文件大?。?/td> | 752K |
| 代理商： | VPX3214C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
PRELIMINARY DATA SHEET
VPX 3220 A, VPX 3216 B, VPX 3214 C
MICRONAS INTERMETALL
26
3.4.2. Asynchronous Output
In the asynchronous mode, data is strobed from the VPX
by an external clock supplied to the PIXCLK pin. A
32-pixel FIFO buffers the video samples for transfer.
Two FIFO status signals (HF and FE) arbitrate the trans-
fer. The ‘half full’ signal (HF) indicates that the number
of samples present in the FIFO has exceeded some pro-
grammable threshold (defined over the range of 0
The FE signal indicates that the FIFO is empty.
31).
Some implementations of the asynchronous mode re-
quire a more detailed understanding of the rates at
which the data is written to and read from the 32 pixel
output FIFO. On the input side of the FIFO, sampled vid-
eo data from the VPX-core arrives as a continuous burst
with a pixel rate equal to that of the transport clock
(20 MHz or 13 MHz burst rate).
On the output side, the rate at which the FIFO is emptied
is dependent on the speed of the PIXCLK and the se-
lected clocking mode. In the asynchronous mode, the
PIXCLK is always a single-edge clock.
Port Data
7
8
7
7
6
6
5
2
1
FIFO
fullness level
PIXCLK=2*internal
transfer rate
HF
if full-level is 8
FE
3
2
2
1
1
0
1
0
1
2
Fig. 3–12:
Timing for Asynchronous Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VPX3224D | Video Pixel Decoders |
| VPX3224E | Video Pixel Decoders |
| VPX322XE | Video Pixel Decoders |
| VQ1000J | N-Channel Enhancement-Mode MOSFET Transistor(最小漏源擊穿電壓60V,夾斷電流0.225A的N溝道增強(qiáng)型MOSFET晶體管) |
| VQ1000J | N-Channel 60-V (D-S) MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VPX3214C(PLCC44) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Color Decoder Circuit |
| VPX3214C(QFP44) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Color Decoder Circuit |
| VPX3216B | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video Pixel Decoders |
| VPX3216B(PLCC44) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Color Decoder Circuit |
| VPX3216B(QFP44) | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Color Decoder Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。