- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359412 > VPX3224E (MICRONAS SEMICONDUCTOR HOLDING AG) Video Pixel Decoders PDF資料下載
參數資料
| 型號： | VPX3224E |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Video Pixel Decoders |
| 中文描述： | 視頻解碼器像素 |
| 文件頁數： | 26/92頁 |
| 文件大?。?/td> | 616K |
| 代理商： | VPX3224E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADVANCE INFORMATION
VPX 322xE
MICRONAS INTERMETALL
26
2.9.4. VACT
The ‘video active’ signal is a qualifier for valid video sam-
ples. Since scaled video data is stored internally, there
are no invalid pixel within the VACT interval. VACT has
a defined position relative to HREF depending on the
window settings (see section 2.11.). The maximal win-
dow length depends on the minimal line length of the in-
put signal. It is recommended to choose window sizes of
less than 800 pixels. Sizes up to 864 are possible, but for
non-standard input lines, VACT is forced inactive 4
PIXCLK cycles before the next trailing edge of HREF.
During the VBI-window, VACT can be enabled or sup-
pressed with FP-RAM 0x138. Within this window, the
VPX can deliver either sliced text data with a constant
length of 64 samples or 1140 raw input samples. For ap-
plications that request a uniform window size over the
whole field, a mode with a free programmable VACT is
supported [FP-RAM 0x140, vactmode]. The start and
end position for the VACT signal relative to the trailing
edge of HREF can be programmed within a range of 0
to 864 [FP-RAM 0x151, 0x152]. In this case, VACT no
longer marks valid samples only.
The position of the valid data depends on the window
definitions. It is calculated from the internal processor.
The calculated delay of VACT relative to the trailing edge
of HREF can be read via FP–RAM 0x10f (window 1) or
0x11f (window 2). Tables 2–7 and 2–8 show the formulas
for the position of valid data samples relative to the trail-
ing edge of HREF.
Fig. 2–30 illustrates the temporal relationship between
the VACT and the HREF signals as a function of the
number of pixels per output line and the horizontal di-
mensions of the window. The duration of the inactive pe-
riod of the HREF is fixed to 64 clock cycles.
Table 2–7:
Delay of valid output data relative to the trailing edge of HREF (single clock mode)
Mode
Data Delay
Data End
Video data
(HBeg+HLen)*(720/NPix)–Hlen for NPix < 720
HBeg*(720/NPix)
for NPix
≥
720
DataDelay + HLen
Raw VBI data
150
720
Sliced VBI data
726
790
Table 2–8:
Delay of valid output data relative to the trailing edge of HREF (half clock mode)
Mode
Data Delay
Data End
Video data
(HBeg+HLen)*(720/NPix)–2*Hlen for NPix < 360
HBeg*(720/NPix)
for NPix
≥
360
DataDelay + 2*HLen
Raw VBI data
not possible!
not possible!
Sliced VBI data
662
790
HREF
LLC
DATA
(Port A or B)
PIXCLK
VACT
D
1
D
n–1
D
n
data end
data delay
64 cycles
Fig. 2–30:
Relationship between HREF and VACT signals (single clock mode)
相關PDF資料 |
PDF描述 |
|---|---|
| VPX322XE | Video Pixel Decoders |
| VQ1000J | N-Channel Enhancement-Mode MOSFET Transistor(最小漏源擊穿電壓60V,夾斷電流0.225A的N溝道增強型MOSFET晶體管) |
| VQ1000J | N-Channel 60-V (D-S) MOSFET |
| VQ1001J | Dual N-Channel 30-V (D-S) MOSFET with Schottky Diode |
| VQ1001J | N-Channel Enhancement-Mode MOSFET Transistor(最小漏源擊穿電壓30V，夾斷電流0.83A的N溝道增強型MOSFET) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| VPX3225D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video Pixel Decoders |
| VPX3225D-C3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| VPX3225E | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Pixel Decoders |
| VPX3226E | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Pixel Decoders |
| VPX322XE | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Pixel Decoders |
發(fā)布緊急采購，3分鐘左右您將得到回復。