![](http://datasheet.mmic.net.cn/220000/VPX3224E_datasheet_15512237/VPX3224E_68.png)
ADVANCE INFORMATION
VPX 322xE
MICRONAS INTERMETALL
68
6. Control and Status Registers
The following tables give definitions for the VPX control
and status registers. The number of bits indicated for
each register in the table is the number of bits imple-
mented in the hardware, i.e. a 9-bit register must always
be accessed using two data bytes, but the 7 MSB will be
“0” on write operations and don’t care on read opera-
tions. Write registers that can be read back are indicated
in the mode column.
The control register modes are
– w
write-only register
– r
read-only register
– w/r
write/read register
– d
register is double latched
– v
register is latched with vsync
Default values are initialized at reset. The mnemonics
used in the Intermetall VPX demo software is given in
the last column.
6.1. Overview
I
2
C-Registers
Address
Hex
Number
of Bits
Mode
Function
Group
Name
h’00
8
r
Manufacture ID
Chip Ident.
JEDEC
h’01
h’02
8
8
r
16-bit part number
Chip Ident.
PARTNUM
h’03
8
r
JEDEC2
Chip Ident.
JEDEC2
h’35
8
r
FP status
FP Interface
FPSTA
h’36
16
w
FP read
FP Interface
FPRD
h’37
16
w
FP write
FP Interface
FPWR
h’38
16
w/r
FP data
FP Interface
FPDAT
h’AA
8
w/r
Low power mode, LLC mode
Output
llc
h’AB
8
r
read status of Port B
Output
bstatus
h’B3
8
r
soft error counter
Byte Slicer
softerrcnt
h’B4
8
r
sync status
Sync Slicer
sync_stat
h’B5
8
r
hsync counter
Sync Slicer
sync_cnt
h’B6
8
r
read filter coefficient
Bit Slicer
coeff_rd
h’B7
8
r
read data slicer level
Bit Slicer
level_rd
h’B8
h’B9
h’BA
8
8
8
w
w
w
clock run-in and framing code don’t care mask high
clock run-in and framing code don’t care mask mid
clock run-in and framing code don’t care mask low
Byte Slicer
mask
h’BB
h’BC
h’BD
8
8
8
w
w
w
clock run-in and framing code reference high
clock run-in and framing code reference mid
clock run-in and framing code reference low
Byte Slicer
reference
h’C0
8
w
soft slicer level
Bit Slicer
soft_slicer
h’C1
h’C2
8
8
w
w
ttx bitslicer frequency LSB
ttx bitslicer frequency MSB
Bit Slicer
ttx_freq
h’C5
8
w
filter coefficient
Bit Slicer
coeff
h’C6
8
w
data slicer level
Bit Slicer
data_slicer
h’C7
8
w
accumulator mode
Bit Slicer
accu
h’C8
8
w
sync slicer level
Sync Slicer
sync_slicer
h’C9
8
w
standard
Byte Slicer
standard
h’CE
8
w
bit error tolerance
Byte Slicer
tolerance
h’CF
8
w
byte count
Byte Slicer
byte_cnt
h’F2
8
w/r
Output Enable
Output
oena
h’F8
8
w/r
Pad Driver Strength – TTL Output Pads Type A
Output
driver_a