- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361836 > WEDPNF8M722V-XBX 8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module(8Mx72同步動態(tài)RAM+16M位閃速存儲器混合型模塊) PDF資料下載
參數(shù)資料
| 型號： | WEDPNF8M722V-XBX |
| 英文描述： | 8Mx72 Synchronous DRAM + 16Mb Flash Mixed Module(8Mx72同步動態(tài)RAM+16M位閃速存儲器混合型模塊) |
| 中文描述： | 8Mx72同步DRAM 16Mb的閃存混合模塊（8Mx72同步動態(tài)RAM的1,600位閃速存儲器混合型模塊） |
| 文件頁數(shù)： | 10/41頁 |
| 文件大小： | 522K |
| 代理商： | WEDPNF8M722V-XBX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
10
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WEDPNF8M722V-XBX
CAS Latency
The CAS latency is the delay, in clock cycles, between the
registration of a READ command and the availability of the first
piece of output data. The latency can be set to two or three clocks.
If a READ command is registered at clock edge n and the latency
is m clocks, the data will be available by clock edge n+m. The I/
Os will start driving as a result of the clock edge one cycle earlier
(n + m - 1), and provided that the relevant access times are met,
the data will be valid by clock edge n + m For example, assuming
that the clock cycle time is such that all relevant access times are
met, if a READ command is registered at T0 and the latency is
programmed to two clocks, the I/Os will start driving after T1 and
the data will be valid by T2. Table 2 indicates the operating
frequencies at which each CAS latency setting can be used.
Reserved states should not be used as unknown operation or
incompatibility with future versions may result.
Operating Mode
The normal operating mode is selected by setting M7and M8 to
zero; the other combinations of values for M7 and M8 are reserved
for future use and/or test modes. The programmed burst length
applies to both READ and WRITE bursts.
Test modes and reserved states should not be used because
TABLE 2 - CAS LATENCY
FIG. 4
CAS LATENCY
ALLOWABLE OPERATING
FREQUENCY (MHZ)
CAS
LATENCY = 2
≤
75
≤
100
CAS
SPEED
LATENCY = 3
≤
100
≤
125
-100
-125
CLK
I/O
T2
T1
T3
T0
CAS Latency = 3
LZ
D
OUT
t
OH
t
COMMAND
NOP
READ
t
AC
NOP
T4
NOP
DON’T CARE
UNDEFINED
CLK
I/O
T2
T1
T3
T0
CAS Latency = 2
LZ
D
OUT
t
OH
t
COMMAND
NOP
READ
t
AC
NOP
unknown operation or incompatibility with future versions may
result.
Write Burst Mode
When M9 = 0, the burst length programmed via M0-M2 applies to
both READ and WRITE bursts; when M9 = 1, the programmed burst
length applies to READ bursts, but write accesses are single-
location (nonburst) accesses.
COMMANDS
The Truth Table provides a quick reference of available com-
mands. This is followed by a written description of each com-
mand. Three additional Truth Tables appear following the Opera-
tion section; these tables provide current state/next state infor-
mation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPS512K32V-XBX | SRAM MCP |
| WEDPS512K32-XBX | SRAM MCP |
| WEDPY256K72V-XBX | SSRAM MCP |
| WEDPZ512K72S-XBX | NBL SSRAM MCP |
| WEDPZ512K72V-XBX | NBL SSRAM MCP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPS512K32-12BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-12BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-12BM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-15BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512Kx32 SRAM MULTI-CHIP PACKAGE |
| WEDPS512K32-15BI | 制造商:White Electronic Designs 功能描述:SRAM Module Asynchronous 16Mbit |
發(fā)布緊急采購，3分鐘左右您將得到回復。