參數(shù)資料
型號： XA-H4
廠商： NXP Semiconductors N.V.
英文描述： Single-chip 16-bit microcontroller
中文描述： 單片16位微控制器
文件頁數(shù)： 22/42頁
文件大?。?/td> 225K
代理商： XA-H4
Philips Semiconductors
Preliminary specification
XA-H4
Single-chip 16-bit microcontroller
1999 Sep 24
22
Table 4. Memory interface control registers
Register Name
Reg
Type
SFR
8 bits
Description
MRBH
“MMR Base Address” High
This SFR is used to relocate the MMRs. It contains address bits a23 – a16 of the base
address for the 4 kB Memory Mapped Register space. See the XA-H4 User Manualfor
using this SFR to relocate the MMRs.
MRBL
“MMR Base Address” Low
SFR
8 bits
MMR
8 bits
MMR
8 bits
MMR
8 bits
MMR
8 bits
MMR
8 bits
MMR
8 bits
Contains address bits a15 – a12 of the base address for the 4 kB Memory Mapped
Register space.
Contains the ClkOut Enable bit.
MICFG
MIF Configuration
MBCL
Memory Bank Configuration
Lock
Bank i Configuration
Contains the bits for locking and unlocking the BiCFG Registers.
BiCFG
Contains the size, type, bus width, and enable bits for Memory Bank i.
BiAM
Bank i Base Address/DRAM
Address Multiplexer Control
Bank i Timing
Contains the base address bits and DRAM address multiplex control bits for
Memory Bank i.
Contains the timing control bits for Memory Bank i.
BiTMG
RFSH
Refresh Timing
Contains the refresh time constant and DRAM Refresh Timer enable bit.
EIGHT CHANNEL DMA CONTROLLER
The XA-H3/H4 has eight DMA channels; one Rx DMA channel
dedicated to each USART Receive (Rx) channel, and one Tx DMA
channel dedicated to each USART Transmit (Tx) channel. All DMA
channels are optimized to support memory efficient circular data
buffers in external memory. All DMA channels can also support
traditional linear data buffers.
Transmit DMA Channel Modes
The four Tx channels have four DMA modes specifically designed
for various applications of the attached USARTs. These modes are
summarized in Table 5. Full details for all DMA functions can be
found in the DMA chapter of the XA-H4 User Manual
Table 5. Tx DMA modes summary
Mode
Byte Count Source
Maskable Interrupt
Description
Non-SDLC/HDLC
Tx Chaining
Header in memory
On stop
DMA channel picks up header from memory at the
end of transmission. If the byte count in the header
is greater than zero, then DMA transmits the number
of bytes specified in the byte count. If byte count
equals 0, then a maskable interrupt is generated.
This process repeats until the byte count in the data
header is zero. See XA-H4 User Manualfor details.
SDLC/HDLC
Tx Chaining
Header in memory
End of packet (not end
of fragment)
Same as above, except DMA header distinguishes
between fragment of packet and full pack. See
XA-H4 User Manual for details.
Stop on TC
Processor loads Byte Count Register (for
each fragment)
Byte count completed
(Tx DMA stops)
Processor loads byte count into DMA. DMA sends
that number of bytes, generates maskable interrupt,
and stops.
Periodic Interrupt
Porcessor loads Byte Count Register
(only once)
When Byte Counter
reaches zero and is
reloaded by DMA
hardware from the byte
count register.
DMA runs until commanded to stop by processor.
Every time byte counter rolls over, a new
maskable interrupt is generated.
相關(guān)PDF資料
PDF描述
XACA04SPEC0304 CONTROL STATION 4WAY
XACA06SPEC0305 CONTROL STATION 6WAY
XACA215 FERNSTEUEREINHEIT
XALB222 WIPPSCHALTER ZB2 STEUERGEHAEUSE TASTEN 2
XAITD-100 Delay Line
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XAI.50V2200 制造商:Xicon Passive Components 功能描述:
XAIR1-3402-101B 制造商:Advantech Co Ltd 功能描述:CARRIER BOARD, AIR PRODUCTS 3402-101B3 - Bulk
XAIR1-3402-CARTON 制造商:Advantech Co Ltd 功能描述:D-AIR01-SOM7562-01 - OUTER CARTON - Bulk
XAITD-100 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules
XAITD-100G 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*