參數(shù)資料
型號： XA-H4
廠商： NXP Semiconductors N.V.
英文描述： Single-chip 16-bit microcontroller
中文描述： 單片16位微控制器
文件頁數(shù)： 9/42頁
文件大?。?/td> 225K
代理商： XA-H4
Philips Semiconductors
Preliminary specification
XA-H4
Single-chip 16-bit microcontroller
1999 Sep 24
9
Mnemonic
See
Note
Name and Function
Type
Lqfp
Pin No.
96
TxD0
O
TxD0:
Transmit data for USART0.
RxD0
97
I
RxD0:
Receive data for USART0.
GPOut
98
O
GPOut – General Purpose Output Bar:
Similar to GPIO, but Push/Pull and inverted output only.
WARNING: This output is inverted.
The polarity of the pin is the opposite of the bit that drives it
(GPOut[7])
P1.0
68
I/O
P1.0_RxD2:
Port 1 Bit 0, or USART2 RxD input
P1.1
69
I/O
P1.1_TxD2:
Port 1 Bit 1, or USART2 TxD output
P1.2
70
I/O
P1.2_RTClk2:
Port 1 Bit 2, or USART2 RT Clock input
2
P1.3
71
I/O
P1.3_TRClk2:
Port 1 Bit 3, or USART2 TR Clock input
2
P1.4
72
I/O
P1.4_CD2:
Port 1 Bit 4, or USART2 Carrier Detect input
P1.5
73
I/O
P1.5_CTS2:
Port 1 Bit 5, or USART2 Clear To Send input
P1.6
74
I/O
P1.6_RTS2:
Port 1 Bit 6, or USART2 Request To Send output
P1.7
75
I/O
P1.7_BRG2_Sync2:
Port 1 Bit 7, or USART2 Sync input or output, or BRG output, or TxClk
output (see USART clk diagrams in the user manual.)
P2.0_RxD3:
Port 2 Bit 0, or USART3 Rx Data input
P2.0
80
I/O
P2.1
81
I/O
P2.1_TxD3:
Port 2 Bit 1, or USART3 Tx Data output
P2.2
82
I/O
P2.2_RTClk3:
Port 2 Bit 2, or USART3 RT Clock input
2
P2.3
83
I/O
P2.3_ComClk_TRClk3:
Port 2 Bit 3, or USART3 TR Clock input
2
P2.4
84
I/O
P2.4_CD3:
Port 2 Bit 4, or USART3 Carrier Detect input
P2.5
85
I/O
P2.5_CTS3:
Port 2 Bit 5, or USART3 Clear To Send input
P2.6
86
I/O
P2.6_RTS3:
Port 2 Bit 6, or USART3 Request To Send output
P2.7
87
I/O
P2.7_Sync3_BRG3:
Port 2 Bit 7, or USART3 Sync input or output, or BRG output, or TxClk
output (see USART clock diagrams in the user manual.)
P3.0_CS4_RAS4_RTClk1:
Port 3 Bit 0, or CS4 or RAS 4 output, or USART1 RT Clock input
Active low chip selects CS1 through CS5 come out of reset disabled. They can be programmed to
function as normal chip selects, or as RAS strobes to DRAM. CS2 through CS5 are not used with
the “SWAP” operation (see the “Memory Controller” chapter in the XA-H4 User Manual) They are
mappable to any region of the 16 MB address space.
P3.0
56
I/O
2
P3.1
57
I/O
P3.1_CS5_RTS1:
Port 3 Bit 1, or CS5 output, or USART1 Request To Send output
Active low chip selects CS1 through CS5 come out of reset disabled. They can be programmed to
function as normal chip selects, or as RAS strobes to DRAM. CS2 through CS5 are not used with
the “SWAP” operation (see the “Memory Controller” chapter in the XA-H4 User Manual) They are
mappable to any region of the 16 MB address space.
P3.2
58
I/O
P3.2_Timer0_ResetOut:
Port 3 Bit 2, or Timer0 input or output, or ResetOut output.
ResetOut:
If the ResetOut function is selected, this pin outputs a low whenever the XA-H4
processor is reset by an
internal
source (Watchdog Reset or the RESET instruction.)
WARNING:
Unlike the other 31 GPIO pins, during power up reset, this pin can output a strongly
driven low pulse. The duration of this low pulse ranges from 0 ns to 258 system clocks, starting at
the time that V
CC
is valid. The state of the ResetIn pin does not affect this pulse.
When used as GPIO, this pin can be driven low by software without resetting the XA-H4.
P3.3
63
I/O
P3.3_Timer1_BRG1_Sync1:
Port 3 Bit 3, or Timer1 input or output, or USART1 BRG output, or
USART1 Sync input or output.
P3.4_CTS1:
Port 3 Bit 4, or USART1 Clear To Send input
P3.4
64
I/O
P3.5
65
I/O
P3.5_RxD1:
Port 3 Bit 5, or USART1 Receive Data input
P3.6
66
I/O
P3.6_TxD1:
Port 3 Bit 6, or USART1 Transmit Data output
P3.7
67
I/O
P3.7_Int1_TRClk1:
Port 3 Bit 7, or External Interrupt 1 input, or USART1 TR Clock input
2
CD1_Int2
78
I/O
CD1_Int2:
USART1 Carrier Detect, or External Interrupt 2
Int0
79
I/O
External Interrupt 0
NOTES:
1. See XA-H4 User Guide,“Pins Chapter,” for how to program selection of pin functions.
2. RTClk input is usually used for Rx Clock if an external clock is needed, but can be used for either Rx or Tx or both. TRClk is usually used for
Tx Clock, but can be used for Rx or Tx or both.
相關(guān)PDF資料
PDF描述
XACA04SPEC0304 CONTROL STATION 4WAY
XACA06SPEC0305 CONTROL STATION 6WAY
XACA215 FERNSTEUEREINHEIT
XALB222 WIPPSCHALTER ZB2 STEUERGEHAEUSE TASTEN 2
XAITD-100 Delay Line
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XAI.50V2200 制造商:Xicon Passive Components 功能描述:
XAIR1-3402-101B 制造商:Advantech Co Ltd 功能描述:CARRIER BOARD, AIR PRODUCTS 3402-101B3 - Bulk
XAIR1-3402-CARTON 制造商:Advantech Co Ltd 功能描述:D-AIR01-SOM7562-01 - OUTER CARTON - Bulk
XAITD-100 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules
XAITD-100G 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*