Table 3-4 shows a short description of the diffe" />
參數(shù)資料
型號： XE8807AMI026TLF
廠商： Semtech
文件頁數(shù)： 57/143頁
文件大?。?/td> 0K
描述： IC MCU LOW PWR MTP FLASH 32-TQFP
標(biāo)準(zhǔn)包裝： 1
系列： XE880x
應(yīng)用： 感測機(jī)
核心處理器： Coolrisc816?
程序存儲器類型： 閃存（11 kB）
控制器系列： XE8000
RAM 容量： 512 x 8
接口： UART，USRT
輸入/輸出數(shù)： 24
電源電壓： 2.4 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-TQFP
包裝： 標(biāo)準(zhǔn)包裝
供應(yīng)商設(shè)備封裝： 32-TQFP（7x7）
產(chǎn)品目錄頁面： 585 (CN2011-ZH PDF)
配用： XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
其它名稱： XE8807AMI026DKR
Semtech 2006
www.semtech.com
3-4
XE8806A/XE8807A
3.3
CPU instruction short reference
Table 3-4 shows a short description of the different instructions available on the Coolrisc816. The notation cc in the
conditional jump instruction refers to the condition description as given in Table 3-6. The notation reg, reg1, reg2,
reg3 refers to one of the CPU internal registers of Table 3-1. The notation eaddr and DM(eaddr) refer to one of the
extended address modes as defined in Table 3-5. The notation DM(xxx) refers to the data memory location with
address xxx.
Instruction
Modification
Operation
Jump addr[15:0]
-,-,-, -
PC := addr[15:0]
Jump ip
-,-,-, -
PC := ip
Jcc addr[15:0]
-,-,-, -
if cc is true then PC := addr[15:0]
Jcc ip
-,-,-, -
if cc is true then PC := ip
Call addr[15:0]
-,-,-, -
STn+1 := STn (n>1); ST1 := PC+1; PC := addr[15:0]
Call ip
-,-,-, -
STn+1 := STn (n>1); ST1 := PC+1; PC := ip
Calls addr[15:0]
-,-,-, -
ip := PC+1; PC := addr[15:0]
Calls ip
-,-,-, -
ip := PC+1; PC := ip
Ret
-,-,-, -
PC := ST1; STn := STn+1 (n>1)
Rets
-,-,-, -
PC := ip
Reti
-,-,-, -
PC := ST1; STn := STn+1 (n>1); GIE :=1
Push
-,-,-, -
PC := PC+1; STn+1 := STn (n>1); ST1 := ip
Pop
-,-,-, -
PC := PC+1; ip := ST1; STn := STn+1 (n>1)
Move reg,#data[7:0]
-,-, Z, a
a := data[7:0]; reg := data[7:0]
Move reg1, reg2
-,-, Z, a
a := reg2; reg1 := reg2
Move reg, eaddr
-,-, Z, a
a := DM(eaddr); reg := DM(eaddr)
Move eaddr, reg
-,-,-, -
DM(eaddr) := reg
Move addr[7:0],#data[7:0]
-,-,-, -
DM(addr[7:0]) := data[7:0]
Cmvd reg1, reg2
-,-, Z, a
a := reg2; if C=0 then reg1 := a;
Cmvd reg, eaddr
-,-, Z, a
a := DM(eaddr); if C=0 then reg := a
Cmvs reg1, reg2
-,-, Z, a
a := reg2; if C=1 then reg1 := a;
Cmvs reg, eaddr
-,-, Z, a
a := DM(eaddr); if C=1 then reg := a
Shl reg1, reg2
C, V, Z, a
a := reg2<<1; a[0] := 0; C := reg2[7]; reg1 := a
Shl reg
C, V, Z, a
a := reg<<1; a[0] := 0; C := reg[7]; reg := a
Shl reg, eaddr
C, V, Z, a
a := DM(eaddr)<<1; a[0] :=0; C := DM(eaddr)[7]; reg := a
Shlc reg1, reg2
C, V, Z, a
a := reg2<<1; a[0] := C; C := reg2[7]; reg1 := a
Shlc reg
C, V, Z, a
a := reg<<1; a[0] := C; C := reg[7]; reg := a
Shlc reg, eaddr
C, V, Z, a
a := DM(eaddr)<<1; a[0] := C; C := DM(eaddr)[7]; reg := a
Shr reg1, reg2
C, V, Z, a
a := reg2>>1; a[7] := 0; C := reg2[0]; reg1 :=a
Shr reg
C, V, Z, a
a := reg>>1; a[7] := 0; C := reg[0]; reg := a
Shr reg, eaddr
C, V, Z, a
a := DM(eaddr)>>1; a[7] := 0; C := DM(eaddr)[0]; reg := a
Shrc reg1, reg2
C, V, Z, a
a := reg2>>1; a[7] := C; C := reg2[0]; reg1 := a
Shrc reg
C, V, Z, a
a := reg>>1; a[7] := C; C := reg[0]; reg := a
Shrc reg, eaddr
C, V, Z, a
a := DM(eaddr)>>1; a[7] := C; C := DM(eaddr)[0]; reg := a
Shra reg1, reg2
C, V, Z, a
a := reg2>>1; a[7] := reg2[7]; C := reg2[0]; reg1 := a
Shra reg
C, V, Z, a
a := reg>>1; a[7] := reg[7]; C := reg[0]; reg := a
Shra reg, eaddr
C, V, Z, a
a := DM(eaddr)>>1; a[7] := DM(eaddr)[7]; C := DM(eaddr)[0]; reg := a
Cpl1 reg1, reg2
-,-, Z, a
a := NOT(reg2); reg1 := a
Cpl1 reg
-,-, Z, a
a := NOT(reg); reg := a
Cpl1 reg, eaddr
-,-, Z, a
a := NOT(DM(eaddr)); reg := a
Cpl2 reg1, reg2
C, V, Z, a
a := NOT(reg2)+1; if a=0 then C:=1 else C := 0; reg1 := a
Cpl2 reg
C, V, Z, a
a := NOT(reg)+1; if a=0 then C:=1 else C := 0; reg := a
Cpl2 reg, eaddr
C, V, Z, a
a := NOT(DM(eaddr))+1; if a=0 then C:=1 else C := 0; reg := a
Cpl2c reg1, reg2
C, V, Z, a
a := NOT(reg2)+C; if a=0 and C=1 then C:=1 else C := 0; reg1 := a
Cpl2c reg
C, V, Z, a
a := NOT(reg)+C; if a=0 and C=1 then C:=1 else C := 0; reg := a
Cpl2c reg, eaddr
C, V, Z, a
a := NOT(DM(eaddr))+C; if a=0 and C=1 then C:=1 else C := 0; reg := a
Inc reg1, reg2
C, V, Z, a
a := reg2+1; if a=0 then C := 1 else C := 0; reg1 := a
Inc reg
C, V, Z, a
a := reg+1; if a=0 then C := 1 else C := 0; reg := a
Inc reg, eaddr
C, V, Z, a
a := DM(eaadr)+1; if a=0 then C := 1 else C := 0; reg := a
Incc reg1, reg2
C, V, Z, a
a := reg2+C; if a=0 and C=1 then C := 1 else C := 0; reg1 := a
Incc reg
C, V, Z, a
a := reg+C; if a=0 and C=1 then C := 1 else C := 0; reg := a
Incc reg, eaddr
C, V, Z, a
a := DM(eaadr)+C; if a=0 and C=1 then C := 1 else C := 0; reg := a
Dec reg1, reg2
C, V, Z, a
a := reg2-1; if a=hFF then C := 0 else C := 1; reg1 := a
相關(guān)PDF資料
PDF描述
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XIO2200AZGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XPC823ZT81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
XPC8240RZU250E MCU HOST PROCESSOR 352-TBGA
XQ6SLX150T-3CSG484I IC FPGA SPARTAN-6Q 484-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE88LC01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI027 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI032 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01RI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*