參數(shù)資料
型號: XE8807AMI026TLF
廠商: Semtech
文件頁數(shù): 75/143頁
文件大?。?/td> 0K
描述: IC MCU LOW PWR MTP FLASH 32-TQFP
標(biāo)準(zhǔn)包裝: 1
系列: XE880x
應(yīng)用: 感測機(jī)
核心處理器: Coolrisc816?
程序存儲(chǔ)器類型: 閃存(11 kB)
控制器系列: XE8000
RAM 容量: 512 x 8
接口: UART,USRT
輸入/輸出數(shù): 24
電源電壓: 2.4 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
包裝: 標(biāo)準(zhǔn)包裝
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
產(chǎn)品目錄頁面: 585 (CN2011-ZH PDF)
配用: XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
其它名稱: XE8807AMI026DKR
Semtech 2006
www.semtech.com
6-4
XE8806A/XE8807A
Another reset source is the bit Sleep in the RegSysReset register. This source is fully controlled by software and is
only used during the sleep mode.
Four internal reset signals are generated from these sources and distributed through the system:
nresetcold:
is asserted on POR or by the NRESET pin
nresetglobal: is asserted when nresetcold or any other enabled reset source is active
nresetsleep:
is asserted when the circuit is in sleep mode
nresetpconf:
is asserted when nresetglobal is active and if the EnResetPConf bit in the RegSysCtrl
register is set. This reset is generally used in the different ports. It allows to maintain the port configuration
unchanged while the rest of the circuit is reset.
Table 6-5 shows a summary of the dependency of the internal reset signals on the various reset sources.
In all the tables describing the different registers, the reset source is indicated.
Internal reset signals
nresetpconf
Asserted
reset source
nresetglobal
when
EnResetPConf
is set to 0
when
EnRestPConf
is set to 1
nresetsleep
nresetcold
POR
Asserted
NRESET pin
Asserted
PortA input
Asserted
-
Asserted
-
Watchdog
Asserted
-
Asserted
-
BusError
Asserted
-
Asserted
-
Sleep
-
Asserted
-
Table 6-5. Internal reset assertion as a function of the reset source.
6.5
Reset source description
6.5.1
Power On Reset
The power on reset (POR) monitors the external supply voltage. It activates a reset on a rising edge of this supply
voltage. The reset is inactivated only if the internal voltage regulator has started up. The POR block performs no
precise voltage level detection.
6.5.2
NRESET pin
Applying a low input state on the NRESET pin can activate the reset.
6.5.3
Programmable Port A input combination
Port A (if present in the product) can generate a reset signal.
See the description of the Port A for further
information.
6.5.4
Watchdog reset
The Watchdog will generate a reset if the EnResetWD bit in the RegSysCtrl register has been set and if the
watchdog is not cleared in time by the processor. See chapter 6.8 describing the watchdog for further information.
相關(guān)PDF資料
PDF描述
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XIO2200AZGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XPC823ZT81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
XPC8240RZU250E MCU HOST PROCESSOR 352-TBGA
XQ6SLX150T-3CSG484I IC FPGA SPARTAN-6Q 484-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE88LC01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI027 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI032 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01RI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller