- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376454 > XR16C872 (Exar Corporation) Dual UART with 1284 Parallel Port and Plug-and-Play（PnP） Controller(雙通用異步接收器/發(fā)送器（帶1284雙向并行端口和即插即用控制器）) PDF資料下載
參數(shù)資料
| 型號： | XR16C872 |
| 廠商： | Exar Corporation |
| 英文描述： | Dual UART with 1284 Parallel Port and Plug-and-Play（PnP） Controller(雙通用異步接收器/發(fā)送器（帶1284雙向并行端口和即插即用控制器）) |
| 中文描述： | 雙UART）與1284并行端口，插頭插即用（PnP）功能控制器（雙通用異步接收器/發(fā)送器（帶1284雙向并行端口和即插即用控制器） |
| 文件頁數(shù)： | 45/60頁 |
| 文件大?。?/td> | 314K |
| 代理商： | XR16C872 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
XR16C872
45
Rev. P1.00
Preliminary
RLE
The module does not support Run Length Encoding
(RLE) compression (indicated by the “0” in CONF-B bit
7) but does support RLE de-compression on the receiv-
ing side.
The host may send compressed data to the peripheral
by writing the RLE length byte (bit 7 = 0) to address 000
(NOTE: DMA cannot be used for this byte) which will
place a zero into the FIFO tag bit. This must be
followed immediately by the data byte being written to
A10 A2A1 A0
Register
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
Data
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
ECP-AFIFO
0
0
0
1
DSR
Busy
ACKE
PE
Select
ERR#
1
1
1
0
0
1
0
DCR
0
0
DIR
INT
enable
SelectIN#
INIT#
AutoFD#
Strobe#
0
0
1
1
EPP-APort
AP-7
AP-6
AP-5
AP-4
AP-3
AP-2
AP-1
AP-0
0
1
0
0
EPP-DPort
PDA-7
PDA-6
PDA-5
PDA-4
PDA-3
PDA-2
PDA-1
PDA-0
0
1
0
1
EPP-DPort
PDB-7
PDB-6
PDB-5
PDB-4
PDB-3
PDB-2
PDB-1
PDB-0
0
1
1
0
EPP-DPort
PDC-7
PDC-6
PDC-5
PDC-4
PDC-3
PDC-2
PDC-1
PDC-0
0
1
1
1
EPP-DPort
PDD-7
PDD-6
PDD-5
PDD-4
PDD-3
PDD-2
PDD-1
PDD-0
1
X
0
0
CONF-A
ECP
INT type
0
0
1
0
FIFO-F
0
0
1
X
0
1
CONF-B
RLE
IRQ
input
IRQ
Sel-2
IRQ
Sel-1
IRQ
Sel-0
DMA
Sel-2
DMA
Sel-1
DMA
Sel-0
1
X
1
0
ECR
Mode
Sel-2
Mode
Sel-1
Mode
Sel-0
Fault
enable
DMA
En/Dis
Service
INT
FIFO
full
FIFO
empty
Table 7. 1284 Control Register Description
the FIFO at address 400. These bytes will be trans-
ferred to the peripheral in the normal manner.
De-compression takes place if PDIR = 1 when data is
read from the FIFO at address 000, 400 or DMA. When
a byte is read from the FIFO, bits 0-6 (length) are
placed in a counter if data bit-7 and the FIFO tag bit are
both low. The subsequent byte in the FIFO (data) is
presented to the host count + 1 times before the FIFO
read pointer is advanced.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16L2450 | 2.25V TO 5.5V DUART |
| XR16L2450IJ | 97-3108A20-29S-KIT |
| XR16L2450IM | 2.25V TO 5.5V DUART |
| XR16L2550IJ | LOW VOLTAGE DUART WITH 16-BYTE FIFO |
| XR16L2550IL | LOW VOLTAGE DUART WITH 16-BYTE FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16C872CQ | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER |
| XR16C872IQ | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER |
| XR16L2450 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.25V TO 5.5V DUART |
| XR16L2450_05 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.25V TO 5.5V DUART |
| XR16L2450IJ | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.25V TO 5.5V DUART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。