XRT7234
E3 UNI FOR ATM
x r
PRELIMINARY
REV. P1.0.0
52
Bit 6—One Second Interrupt Enable
This “Read/Write” bit-field allows the user to enable or disable the “One Second” Interrupt, that is automatically generated
by the UNI device, once for each second.
Writing a “0” to this bit-field disables this interrupt. Conversely, writing a “1” to this bit-field enables the “One-
Second” interrupt.
Bit 5—Tx E3 Framer Interrupt Enable
This “Read/Write” bit-field allows the user to disable the “Transmit E3 Framer block” related interrupt, or to enable
this interrupt, that has been enabled via the “Tx E3 LAPD Status/Interrupt” Register (Address = 3Fh).
Writing a “0” to this bit-field disables the “Transmit E3 Framer block” related interrupt (independent of the enable/
disable status of this interrupt within the “Tx E3 LAPD Status/Interrupt” Register). Writing a “1” to this bit-field
enables this interrupt provided that it has already been enabled via the “Tx E3 LAPD Status/Interrupt” register.
Bit 4—Rx E3 Framer Interrupt Enable
This “Read/Write” bit-field allows the user to globally disable all “Receive E3 Framer” block interrupts; or to enable
those “Receive E3 Framer” interrupts that are enabled via “Rx E3 Interrupt Enable Register-1” (Address = 10h), or
the “Rx E3 Interrupt Enable Register -2” (Address = 11h).
Writing a “0” to this bit-field disables ALL “Receive E3 Framer” block interrupts (independent of the enable/disable
status of these interrupts within these other registers). Writing a “1” to this bit-field enables those “Receive E3
Framer” interrupt that have already been enabled via these other registers.
Bit 3—Tx CP Interrupt Enable
This “Read/Write” bit-field allows the user to disable the “Transmit Cell Processor block” related interrupt, or to
enable this interrupt, that has been enabled via the “Tx CP Control/Interrupt” Register (Address = 72h).
Writing a “0” to this bit-field disables the “Transmit Cell Processor block” related interrupt (independent of the
enable/disable status of this interrupt within the “Tx CP Control/Interrupt” Register). Writing a “1” to this bit-field
enables this interrupt, provided it has been enabled within the “Tx CP Control/Interrupt” Register.
Bit 5—Rx CP Interrupt Enable
This “Read/Write” bit-field allows the user to globally disable all “Receive Cell Processor block” interrupts; or to
enables those interrupts that have been enabled via the “Rx CP Interrupt Enable” Register (Address = 60h).
Writing a “0” to this bit-field disables ALL “Receive Cell Processor block” interrupts (independent of the enable/dis-
able status of these interrupts via the “Rx CP Interrupt Enable” Register). Writing a “1” to this bit-field enables those
“Receive Cell Processor block” interrupt that have already been enabled via the “Rx CP Interrupt Enable” Register.
Bit 1—Tx Utopia Interrupt Enable
This “Read/Write” bit-field allows the user to globally disable all “Transmit Utopia Interface block” interrupts; or to
enable those interrupts that have been enabled via the “Tx Utopia Interrupt Enable/Status” Register (Address = 80h).
Writing a “0” to this bit-field disables ALL “Transmit Utopia Interface block” interrupts (independent of the enable/disable
status of these interrupts within the “Tx Utopia Interrupt Enable/Status” Register). Writing a “1” to this bit-field
enables those “Transmit Utopia Interface block” interrupts that have already been enabled via the “Tx Utopia Interrupt
Enable/Status” Register.