
XRT7234
E3 UNI FOR ATM
x r
PRELIMINARY
REV. P1.0.0
54
isters, during the Interrupt Service Routine, in order to determine the exact cause of the interrupt.
Rx E3 Interrupt Status Register—1 (Address = 12h)
Rx E3 Interrupt Status Register—2 (Address = 13h)
This bit-field will be cleared (set to “0”) after the local
μ
P
has read the “Rx E3 Interrupt Status” register that contains
the bit-field which is associated with the interrupting condition.
Bit 3—Tx CP (Cell Processor) Interrupt Status
This “Read-Only” bit-field indicates whether or not a “Transmit Cell Processor block” interrupt is pending.
If this bit-field is “0”, then no “Transmit Cell Processor block” interrupt request is pending.
However, if this bit-field is “1”, then a “Transmit Cell Processor block” interrupt request is pending and awaiting ser-
vice. Since the Transmit Cell Processor has only one potential interrupt source (Data Path Integrity Error Occur-
rence), the user should still include a read to the “Tx CP Control/Interrupt Register (Address = 72h), in the Interrupt
Service Routine, in order to properly service this interrupt.
This bit-field will be cleared (set to “0”) after the local
μ
P
has read the “Tx CP Control/Interrupt” register.
Bit 2—Rx CP (Cell Processor) Interrupt Status
This “Read-Only” bit field indicates whether or not a “Receive Cell Processor block” interrupt request is pending.
If this bit-field is “0”, then no “Receive Cell Processor block” interrupt request is pending.
However, if this bit-field is “1” then a “Receive Cell Processor block” interrupt is pending and awaiting service. Since
the Receive Cell Processor has several “potential” interrupt sources, the user should include a read to the “Rx CP
Interrupt Status” Register (Address = 61h), during the Interrupt Service Routine, in order to determine the exact
cause of the interrupt.
This bit-field will be cleared (set to “0”) after the local
μ
P
has read the “Rx CP Interrupt Status” register.
Bit 1—Tx Utopia Interrupt Status
This “Read-Only” bit field indicates whether or not a “Transmit Utopia Interface block” interrupt request is pending.
If this bit-field is “0”, then no “Transmit Utopia Interface block” interrupt request is pending.
However, if this bit-field is “1”, then a “Transmit Utopia Interface block” interrupt request is pending and awaiting service.
Since the Transmit Utopia Interface Block has multiple potential interrupt sources, the user should include a read to
the “Tx Utopia Interrupt/Status Register” (Address = 80h) in the Interrupt Service Routine, in order to determine the
exact cause of the interrupt.
This bit-field will be cleared (set to “0”) after the local
μ
P
has read the “Tx UT Interrupt/Status” register.
Bit 0—Rx Utopia Interrupt Status
This “Read-Only” bit field indicates whether or not a “Receive Utopia Interface block” interrupt request is pending.
If this bit-field is “0”, then no “Receive Utopia Interface block” interrupt request is pending.
However, if this bit-field is “1”, then a “Receive Utopia Interface block” interrupt request is pending and awaiting service.
Since the Receive Utopia Interface block has multiple potential interrupt sources, the user should include a read to the
“Rx UT Interrupt Enable/Status Register” (Address = 7Dh), in order to determine the exact cause of the interrupt.
This bit-field will be cleared (set to “0”) after the local
μ
P
has read the “Rx UT Interrupt Enable/Status” register.