
XRT7234
E3 UNI FOR ATM
x r
PRELIMINARY
REV. P1.0.0
64
E3 frame in which the value of the TR byte-field is of the form “1xxxxxxxb”. A TR byte-field value of this form is iden-
tified as the “frame start marker”.
Please see Section 7.1.2.9.8 for a more detailed discussion of this interrupt.
Bit 5—Received LAPD Message Interrupt Status
This “Reset-upon-Read” bit-field will be set to “1” if the “Receipt of New LAPD Message frame” interrupt has
occurred since the last read of this register.
The Receive E3 Framer will generate this “Receipt of New LAPD Message frame” interrupt when the LAPD
Receiver has received a complete LAPD Message frame from the “Far-End” LAPD Transmitter.
Please see section 7.1.2.9.10 for a more detailed discussion of this interrupt.
Bit 4—FEBE (Far-End Block Error) Interrupt Status
This “Reset-upon-Read” bit-field will be set to “1” if the “FEBE” (Far-End-Block Error) interrupt has occurred since the
last read of this register.
The Receive E3 Framer will generate the “FEBE” interrupt anytime it detects a “1” in the FEBE bit-field within an
incoming E3 frame.
Please see Section 7.1.2.9.11 for a more detailed discussion of this interrupt.
Bit 3—FERF Interrupt Status
This “Reset Upon Read” bit will be set to ‘1’ if the Receive E3 Framer has detected a “Change in the Rx FERF”
Condition, since the last time this register was read.
This bit-field will be asserted under either of the following two conditions.
1.
When the Receive E3 Framer first detects the occurrence of an Rx FERF Condition (all X-bits are set to ‘0’).
2.
When the Receive E3 Framer detects the end of the Rx FERF Condition (all X-bits are set to ‘0’).
For more information on the Rx FERF (Yellow Alarm) condition, please see Section 7.1.2.3.3.
Bit 2—EM (BIP-8) Byte Error Interrupt Status
This “Reset-upon-Read” bit-field will be set to “1” if the “BIP-8 Error” interrupt has occurred since the last read of
this register.
The Receive E3 Framer will generate the “BIP-8 Error” interrupt if it has concluded that it has received an errored
E3 frame, from the “Far-End” Terminal. Please see Section 7.1.2.9.5 for a more detailed discussion of this interrupt.
Bit 1—Framing Byte Error Interrupt Status
This “Reset-upon-Read” bit-field will be set to “1” if the “Framing Byte Error” interrupt has occurred since the last
read of this register.
The Receive E3 Framer will generate the “Framing Byte Error” interrupt if it has detected an error in the FA1 or FA2
bytes, on an incoming E3 frame. Please see Section 7.1.2.9.12 for a more detailed discussion of this interrupt.
Bit 0—Rx Pld Mis Interrupt Status
This “Reset-upon-Read” bit-field will be set to “1” if the “Payload Type Mismatch” interrupt has occurred since the
last read of this register.
The Receive E3 Framer will generate the “Payload Type Mismatch” interrupt when it detects that the values, within
the Payload Type bit-fields of the incoming E3 frame, has changed from that of the previous E3 frame. Please see