參數(shù)資料
型號(hào): 28F010
廠商: Intel Corp.
英文描述: 1024K (128K x 8) CMOS FLASH MEMORY
中文描述: 1024K(128K的× 8)的CMOS閃存
文件頁(yè)數(shù): 6/30頁(yè)
文件大小: 405K
代理商: 28F010
28F010
290207–4
Figure 4. 28F010 in a 80C186 System
PRINCIPLES OF OPERATION
Flash-memory augments EPROM functionality with
in-circuit electrical erasure and reprogramming. The
28F010 introduces a command register to manage
this new functionality. The command register allows
for: 100% TTL-level control inputs; fixed power sup-
plies during erasure and programming; and maxi-
mum EPROM compatibility.
In the absence of high voltage on the V
PP
pin, the
28F010 is a read-only memory. Manipulation of the
external memory-control pins yields the standard
EPROM read, standby, output disable, and Intelli-
gent Identifier operations.
The same EPROM read, standby, and output disable
operations are available when high voltage is ap-
plied to the V
PP
pin. In addition, high voltage on V
PP
enables erasure and programming of the device. All
functions associated with altering memory con-
tentsDIntelligent Identifier, erase, erase verify, pro-
gram, and program verifyDare accessed via the
command register.
Commands are written to the register using standard
microprocessor write timings. Register contents
serve as input to an internal state-machine which
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data
needed for programming or erase operations. With
the appropriate command written to the register,
standard microprocessor read timings output array
data, access the Intelligent Identifier codes, or out-
put data for erase and program verification.
Integrated Stop Timer
Successive command write cycles define the dura-
tions of program and erase operations; specifically,
the program or erase time durations are normally
terminated by associated program or erase verify
commands. An integrated stop timer provides simpli-
fied timing control over these operations; thus elimi-
nating the need for maximum program/erase timing
specifications. Programming and erase pulse dura-
tions are minimums only. When the stop timer termi-
nates a program or erase operation, the device en-
ters an inactive state and remains inactive until re-
ceiving the appropriate verify or reset command.
Write Protection
The command register is only active when V
PP
is at
high voltage. Depending upon the application, the
system designer may choose to make the V
PP
pow-
er supply switchableDavailable only when memory
updates are desired. When V
PP
e
V
PPL
, the con-
6
相關(guān)PDF資料
PDF描述
28F016B3 SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
28F032B3 SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
28F160B3 SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
28F800B3 SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
28F016SA16-MBIT Evaluation Kit/Evaluation System for the MAX5954L/MAX5954A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F0101024K 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:28F010 1024K (128K X 8) CMOS FLASH MEMORY
28F010120EI 制造商:Advanced Micro Devices 功能描述:
28F010-120EI 制造商:undefined 功能描述:
28F010120JC 制造商: 功能描述: 制造商:Advanced Micro Devices 功能描述: 制造商:undefined 功能描述:
28F010-120JC 制造商:undefined 功能描述: