82801BA ICH2
Datasheet
xxiii
5-22
5-23
5-24
5-25
5-26
5-27
5-28
5-29
5-30
5-31
5-32
5-33
5-34
5-35
5-36
5-37
5-38
5-39
5-40
5-41
5-42
5-43
5-44
5-45
5-46
5-47
5-48
5-49
5-50
5-51
5-52
5-53
5-54
5-55
5-56
5-57
5-58
5-59
5-60
5-61
5-62
5-63
5-64
5-65
5-66
5-67
5-68
5-69
5-70
5-71
5-72
EOI Message..............................................................................................5-50
Short Message............................................................................................5-51
APIC Bus Status Cycle Definition...............................................................5-52
Lowest Priority Message (Without Focus Processor).................................5-53
Remote Read Message..............................................................................5-54
Interrupt Message Address Format ............................................................5-57
Interrupt Message Data Format..................................................................5-57
Stop Frame Explanation .............................................................................5-59
Data Frame Format.....................................................................................5-60
Configuration Bits Reset By RTCRST# Assertion ......................................5-63
INIT# Going Active......................................................................................5-65
NMI Sources...............................................................................................5-65
DP Signal Differences.................................................................................5-66
Frequency Strap Behavior Based on Exit State..........................................5-67
Frequency Strap Bit Mapping .....................................................................5-67
General Power States for Systems using ICH2..........................................5-68
State Transition Rules for ICH2 ..................................................................5-69
System Power Plane...................................................................................5-70
Causes of SMI# and SCI ............................................................................5-71
Break Events...............................................................................................5-72
Sleep Types................................................................................................5-74
Causes of Wake Events..............................................................................5-74
GPI Wake Events........................................................................................5-75
Sleep State Exit Latencies..........................................................................5-75
Transitions Due To Power Failure ..............................................................5-76
Transitions Due to Power Button................................................................5-78
Transitions Due to RI# signal......................................................................5-79
Write Only Registers with Read Paths in Alternate Access Mode..............5-80
PIC Reserved Bits Return Values...............................................................5-82
Register Write Accesses in Alternate Access Mode...................................5-82
ICH2 Clock Inputs.......................................................................................5-84
Alert on LAN* Message Data......................................................................5-87
IDE Transaction Timings (PCI Clocks) .......................................................5-90
Interrupt/Active Bit Interaction Definition.....................................................5-93
UltraATA/33 Control Signal Redefinitions...................................................5-95
Frame List Pointer Bit Description ..............................................................5-98
TD Link Pointer...........................................................................................5-99
TD Control and Status ..............................................................................5-100
TD Token..................................................................................................5-102
TD Buffer Pointer......................................................................................5-102
Queue Head Block....................................................................................5-103
Queue Head Link Pointer..........................................................................5-103
Queue Element Link Pointer.....................................................................5-103
Command Register, Status Register and TD Status Bit Interaction .........5-105
Queue Advance Criteria............................................................................5-107
USB Schedule List Traversal Decision Table ...........................................5-108
PID Format................................................................................................5-110
PID Types.................................................................................................5-111
Address Field............................................................................................5-111
Endpoint Field...........................................................................................5-112
Token Format............................................................................................5-113
Powered by ICminer.com Electronic-Library Service CopyRight 2003