- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10035 > AD9271BSVZRL-50 (Analog Devices Inc)IC ADC OCT 12BIT 50MSPS 100-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9271BSVZRL-50 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC OCT 12BIT 50MSPS 100-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 50M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 功率耗散（最大）： | 1.49W |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；8 個(gè)差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9271
Rev. B | Page 29 of
60
In this equation, the rms aperture jitter represents the root mean
square of all jitter sources, including the clock input, analog input
signal, and ADC aperture jitter. IF undersampling applications
are particularly sensitive to jitter (see Figure 59).
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD9271.
Power supplies for clock drivers should be separated from the
ADC output driver supplies to avoid modulating the clock signal
with digital noise. Low jitter, crystal-controlled oscillators make
the best clock sources, such as the Valpey Fisher VFAC3 series.
If the clock is generated from another type of source (by gating,
dividing, or other methods), it should be retimed by the
original clock during the last step.
Refer to the AN-501 Application Note and the AN-756
Application Note for more in-depth information about how
jitter performance relates to ADCs (visit www.analog.com).
1
10
100
1000
16 BITS
14 BITS
12 BITS
50
60
70
80
90
100
110
120
130
0.125ps
0.5ps
10 BITS
8 BITS
30
40
1.0ps
2.0ps
ANALOG INPUT FREQUENCY (MHz)
RMS CLOCK JITTER REQUIREMENT
SN
R
(
d
B
)
06
30
4
-0
3
8
0.25ps
Figure 59. Ideal SNR vs. Input Frequency and Jitter
Power Dissipation and Power-Down Mode
As shown in Figure 61, the power dissipated by the AD9271 is
proportional to its sample rate. The digital power dissipation
does not vary much because it is determined primarily by the
DRVDD supply and bias current of the LVDS output drivers
800
32
CURR
E
NT
(
m
A)
0
0
630
4-
0
SAMPLING FREQUENCY (MSPS)
700
600
500
400
300
200
100
10
20
30
40
50
IDRVDD
IAVDD, 50MSPS SPEED GRADE
IAVDD, 40MSPS SPEED GRADE
IAVDD, 25MSPS SPEED GRADE
Figure 60. Supply Current vs. fSAMPLE for fIN = 7.5 MHz
190
100
0
0
630
4-
0
31
SAMPLING FREQUENCY (MSPS)
P
O
W
E
R
/C
HANNE
L
(
m
W
)
10
20
30
40
50
180
170
160
150
140
130
120
110
50MSPS SPEED GRADE
40MSPS SPEED GRADE
25MSPS SPEED GRADE
Figure 61. Power per Channel vs. fSAMPLE for fIN = 7.5 MHz
By asserting the PDWN pin high, the AD9271 is placed into
power-down mode. In this state, the device typically dissipates
2 mW. During power-down, the LVDS output drivers are placed
into a high impedance state. The AD9271 returns to normal
operating mode when the PDWN pin is pulled low. This pin is
both 1.8 V and 3.3 V tolerant.
By asserting the STBY pin high, the AD9271 is placed into a
standby mode. In this state, the device typically dissipates
65 mW. During standby, the entire part is powered down except
the internal references. The LVDS output drivers are placed into
a high impedance state. This mode is well suited for applications
that require power savings because it allows the device to be
powered down when not in use and then quickly powered up.
The time to power the device back up is also greatly reduced. The
AD9271 returns to normal operating mode when the STBY pin
is pulled low. This pin is both 1.8 V and 3.3 V tolerant.
In power-down mode, low power dissipation is achieved by
shutting down the reference, reference buffer, PLL, and biasing
networks. The decoupling capacitors on REFT and REFB are
discharged when entering power-down mode and must be
recharged when returning to normal operation. As a result, the
wake-up time is related to the time spent in the power-down
mode: shorter cycles result in proportionally shorter wake-up
times. To restore the device to full operation, approximately
1 ms is required when using the recommended 0.1 μF and 4.7 μF
decoupling capacitors on the REFT and REFB pins and the
0.01 μF decoupling capacitors on the GAIN± pins. Most of this
time is dependent on the gain decoupling; higher value decoupling
capacitors on the GAIN± pins result in longer wake-up times.
There are a number of other power-down options available
when using the SPI port interface. The user can individually
power down each channel or put the entire device into standby
mode. This allows the user to keep the internal PLL powered up
when fast wake-up times are required. The wake-up time is
slightly dependent on gain. To achieve a 1 μs wake-up time
when the device is in standby mode, 0.5 V must be applied to
the GAIN± pins. See the Memory Map section for more details
on using these features.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J6Z-EY-S | CONVERTER MOD DC/DC 2V 20W |
| MS27656T15B19PB | CONN RCPT 19POS WALL MNT W/PINS |
| LTC487ISW#TR | IC DRIVER RS485 QUAD LP 16SOIC |
| VE-J6K-MW-B1 | CONVERTER MOD DC/DC 40V 100W |
| VI-BVV-MY | CONVERTER MOD DC/DC 5.8V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9271BSVZRL7-25 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9271BSVZRL7-40 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9271BSVZRL7-50 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。