參數(shù)資料
型號(hào): AD9558BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 2/104頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK TRANSLATOR 64LFCSP
產(chǎn)品變化通告: AD9558 Minor Metal Mask Change 17/Apr/2012
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: 時(shí)鐘/頻率轉(zhuǎn)換器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,HSTL,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 4:6
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.25GHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤(pán)
AD9558
Data Sheet
Rev. B | Page 10 of 104
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT TIMING SKEW
10 pF load
Between OUT0 and OUT1
10
70
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT0 and OUT3
105
222
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT0 and OUT5
1.39
1.76
ns
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT1 and OUT2
(OUT1 and OUT2 Share the
Same Divider)
1
12
ps
HSTL mode on both drivers; rising edge only; any
divide value
Between OUT3 and OUT4
(OUT3 and OUT4 Share the
Same Divider)
1
24
ps
HSTL mode on both drivers; rising edge only; any
divide value
Across All OUT0 to OUT4 HSTL
105
235
ps
HSTL mode on all drivers; rising edge only; any
divide value
Across All OUT0 to OUT4 LVDS
100
235
ps
LVDS mode on all drivers; rising edge only; any
divide value
Additional Delay on One Driver by
Changing Its Logic Type
HSTL to LVDS
5
+1
+5
ps
Positive value indicates that the LVDS edge is
delayed relative to HSTL
HSTL to 1.8 V CMOS
5
0
+5
ps
Positive value indicates that the CMOS edge is
delayed relative to HSTL
HSTL to 3.3 V CMOS, Strong Mode
The CMOS edge is delayed relative to HSTL
OUT0 CMOS to OUT1 HSTL
3.53
3.59
ns
OUT0 CMOS to OUT3 HSTL
3.55
3.65
ns
OUT0 CMOS to OUT4 HSTL
3.56
3.68
ns
OUT0 CMOS to OUT5 HSTL
4.84
5.1
ns
1
The listed values are for the slower edge (rise or fall).
TIME DURATION OF DIGITAL FUNCTIONS
Table 11.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
TIME DURATION OF DIGITAL
FUNCTIONS
EEPROM-to-Register Download
Time
13
20
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F)
Register-to-EEPROM Upload Time
138
145
ms
Using default EEPROM storage sequence
(see Register 0x0E10 to Register 0x0E3F)
Minimum Power-Down Exit Time
1
ms
Time from power-down exit to system clock
lock detect
相關(guān)PDF資料
PDF描述
AD9557BCPZ IC CLOCK TRANSLATOR 40LFCSP
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9559 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9559/PCBZ 功能描述:時(shí)鐘和定時(shí)器開(kāi)發(fā)工具 Multi-protocol line card dual clock RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類(lèi)型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
AD9559BCPZ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
AD9559BCPZ-REEL7 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Multi-protocol line card dual clock RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56