- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11670 > AD9895KBCZ (Analog Devices Inc)IC CCD SIGNAL PROC/GEN 64-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9895KBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/58頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 64-CSPBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
REV. A
AD9891/AD9895
–19–
Individual Vertical Regions
The AD9891/AD9895 arranges the individual sequences into re-
gions through the use of Sequence Pointers (SPTR). Within each
region, different sequences may be assigned to each V-clock
output. Figure 21 shows the programmability of each region
and Table VIII summarizes the registers needed for generating
each region.
For each individual region, the line length (in pixels) is programmable
using the HDLEN Registers. Each region can have a different
line length to accommodate various image readout techniques.
The maximum number of pixels per line is 4096. Also unique to
each region are the sequence start positions for each V-output,
which are programmed using the VSTART Registers. Each
VSTART is a 12-bit value, allowing the start position to be
placed anywhere in the line. There are five HDLEN Registers,
one for each region. There is a total of 20 VSTART Registers:
one for each V1–V4 output, for five different regions.
Note that the last line of the field is separately programmable
using the HDLASTLEN Register.
The Sequence Pointer registers VxSPTRFIRST and
VxSPTRSECOND assign the individual vertical sequences to
each of the V-clock outputs (V1–V4) within a given region.
Typically, only the SPTRFIRST Registers are used, with the
SPTRSECOND Registers reserved for generating line-by-line
alternation (see Vertical Sequence Alternation). Any of the 12
individual sequences may also be inverted using the
VxINVFIRST and VxINVSECOND Registers, effectively dou-
bling the number of sequences available. There is one
SPTRFIRST Register for each V-output, for a total of four regis-
ters per region. If all five regions are used, there is a total of 20
SPTRFIRST Registers. There is also the same number of
SPTRSECOND Registers, if alternation is required. Note that the
SPTR Registers are four bits wide; if a value greater than 11 is
programmed, the Vx output will be dc at the level of the
VxINV Register.
V1
V2
V1 USES SEQUENCE 2
V3
V4
HD
V2 USES SEQUENCE 2,
WITH DIFFERENT START POSITION
V3 USES SEQUENCE 2, INVERTED
V4 USES SEQUENCE 2, INVERTED,
WITH DIFFERENT START POSITION
Figure 20. Example of Inverted V1–V4 Signals Using One Individual Sequence with Inversion
HD
V1–V4
PROGRAMMABLE SETTINGS FOR EACH REGION:
1: START POSITION OF SELECTED SEQUENCE IS SEPARATELY PROGRAMMABLE FOR EACH OUTPUT
2: HD LINE LENGTH
3: SEQUENCE POINTERS (SPTR) TO SELECT AN INDIVIDUAL SEQUENCE FOR EACH OUTPUT
4: ANY SEQUENCES MAY ALSO BE ALTERNATED FOR ADDITIONAL FLEXIBILITY
SEQUENCES A, B, C, D
1
2
3
Figure 21. Individual Vertical Region Programmability
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9849AKSTZ | IC CCD SIGNAL PROC 12BIT 48LQFP |
| AD9847AKSTZ | IC CCD SIGNAL PROC 10BIT 48-LQFP |
| AD9944KCPZ | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| 3-221185-1 | PLUG,75 OHM,COML BNC |
| AD9943KCPZ | IC CCD SIGNAL PROCESSOR 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9895KBCZRL | 功能描述:IC CCD SIGNAL PROC/GEN 64-CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9898 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述: |
| AD9898KCPRL-20 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。