參數(shù)資料
型號: AD9895KBCZ
廠商: Analog Devices Inc
文件頁數(shù): 7/58頁
文件大小: 0K
描述: IC CCD SIGNAL PROC/GEN 64-CSPBGA
標準包裝: 1
類型: CCD 信號處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 64-VFBGA,CSPBGA
供應商設備封裝: 64-CSPBGA(9x9)
包裝: 托盤
REV. A
AD9891/AD9895
–15–
HORIZONTAL CLAMPING AND BLANKING
The AD9891/AD9895’s horizontal clamping and blanking pulses
are fully programmable to suit a variety of applications. As with
the vertical timing generation, individual sequences are defined
for each signal, which are then organized into multiple regions
during image readout. This allows the dark pixel clamping and
blanking patterns to be changed at each stage of the readout in
order to accommodate different image transfer timing and high
speed line shifts.
Individual CLPOB, CLPDM, and PBLK Sequences
The AFE horizontal timing consists of CLPOB, CLPDM, and
PBLK, as shown in Figure 13. These three signals are indepen-
dently programmed using the registers in Table III. SPOL is
the start polarity for the signal, and TOG1 and TOG2 are the
first and second toggle positions of the pulse. All three signals
are active low and should be programmed accordingly. Up to
four individual sequences can be created for each signal.
To simplify the programming requirements, the CLPDM signal
will track the CLPOB signal by default. If separate control of
the CLPDM signal is desired, the SINGLE_CLAMP Register
(Addr x031) should be set LOW.
Individual HBLK Sequences
The HBLK programmable timing shown in Figure 14 is similar
to CLPOB, CLPDM, and PBLK. However, there is no start
polarity control. Only the toggle positions are used to designate
the start and the stop positions of the blanking period. Addition-
ally, there is a polarity control, HBLKMASK, that designates the
polarity of the horizontal clock signals H1–H4 during the blank-
ing period. Setting HBLKMASK high will set H1 = H3 = Low
and H2 = H4 = High during the blanking, as shown in Figure 15.
Up to four individual sequences are available for HBLK.
Horizontal Sequence Control
The AD9891/AD9895 use sequence change positions (SCP)
and sequence pointers (SPTR) to organize the individual hori-
HD
CLPOB
CLPDM
PBLK
PROGRAMMABLE SETTINGS:
1: START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW)
2: 1ST TOGGLE POSITION
3: 2ND TOGGLE POSITION
CLAMP
12
3
Figure 13. Clamp and Preblank Pulse Placement
HD
HBLK
PROGRAMMABLE SETTINGS:
1: 1ST TOGGLE POSITION = START OF BLANKING
2: 2ND TOGGLE POSITION = END OF BLANKING
BLANK
12
Figure 14. Horizontal Blanking (HBLK) Pulse Placement
HD
HBLK
THE POLARITY OF H1 DURING BLANKING IS PROGRAMMABLE (H2 IS OPPOSITE POLARITY OF H1)
H1/H3
H2/H4
Figure 15. HBLK Masking Control
相關PDF資料
PDF描述
AD9849AKSTZ IC CCD SIGNAL PROC 12BIT 48LQFP
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
AD9943KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
相關代理商/技術參數(shù)
參數(shù)描述
AD9895KBCZRL 功能描述:IC CCD SIGNAL PROC/GEN 64-CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9898 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9898KCP-20 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述:
AD9898KCPRL-20 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator
AD9899ARS-2 制造商:Analog Devices 功能描述: