- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11670 > AD9895KBCZ (Analog Devices Inc)IC CCD SIGNAL PROC/GEN 64-CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9895KBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 24/58頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類(lèi)型： | CCD 信號(hào)處理器，12 位 |
| 輸入類(lèi)型： | 邏輯 |
| 輸出類(lèi)型： | 邏輯 |
| 接口： | 3 線串口 |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 64-VFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 64-CSPBGA（9x9） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)
REV. A
–30–
AD9891/AD9895
ANALOG FRONT END DESCRIPTION AND OPERATION
The AD9891/AD9895 AFE signal processing chain is shown in
Figure 36. Each processing step is essential in achieving a high
quality image from the raw CCD pixel data. AFE Register de-
tails are shown in Table XXXI.
DC Restore
To reduce the large dc offset of the CCD output signal, a dc-
restore circuit is used with an external 0.1
F series coupling
capacitor. This restores the dc level of the CCD signal to
approximately 1.5 V, to be compatible with the 3 V analog
supply of the AD9891/AD9895.
Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract the
video information and reject low frequency noise. The timing
shown in Figure 10 illustrates how the two internally
generated CDS clocks, SHP and SHD, are used to sample
the reference level and the data level, respectively, of the
CCD signal. The placement of the SHP and SHD sampling
edges is determined by the setting of the SHPPOSLOC and
SHDPOSLOC Registers located at Addr 0xE9 and
Addr 0xEA, respectively. Placement of these two clock signals
is critical in achieving the best performance from the CCD.
Input Clamp
A line-rate input clamping circuit is used to remove the CCD’s
optical black offset. This offset exists in the CCD’s shielded
black reference pixels. The AD9891/AD9895 remove this offset
in the input stage to minimize the effect of a gain change on the
system black level. Another advantage of removing this offset at
the input stage is to maximize system headroom. Some area
CCDs have large black level offset voltages, which, if not cor-
rected at the input stage, can significantly reduce the available
headroom in the internal circuitry when higher VGA gain set-
tings are used.
The input clamp is controlled by the CLPDM signal, which is
fully programmable (see Horizontal Clamping and Blanking
section). System timing examples are shown in the Horizontal
Timing Sequence Example section. It is recommended that the
CLPDM pulse be used during valid CCD dark pixels. CLPDM
may be used during the optical black pixels, either together
with CLPOB or separately. The CLPDM pulse should be a
minimum of 4 pixels wide.
PxGA
The PxGA provides separate gain adjustment for the individual color
pixels. A programmable gain amplifier with four separate values,
the PxGA has the capability to “multiplex” its gain value on a
pixel-to-pixel basis (see Figure 37). This allows lower output
color pixels to be gained up to match higher output color pixels.
Also, the PxGA may be used to adjust the colors for white balance,
reducing the amount of digital processing that is needed. The four
different gain values are switched according to the “color
steering” circuitry. Seven different color steering modes for dif-
ferent types of CCD color filter arrays are programmed in the
AD9891/AD9895 AFE CTLMODE Register, at Addr 0x06
(see Figures 39a–39g for internal color steering timing). For
0dB TO 36dB
CLPDM
CCDIN
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
0.1 F
ADC
VGA
8-BIT
DAC
CLAMP LEVEL
REGISTER
8
VGA GAIN
REGISTER
10
CDS
INTERNAL
VREF
2VFULL
SCALE
–2dB TO +10dB
10
or
12
PRECISION
TIMING
GENERATION
0.1 F
BYP1
BYP2
SHP
SHD
PxGA
1.5V
OUTPUT
DATA
LATCH
1.0 F
REFT
REFB
DOUT
PHASE
V-H
TIMING
GENERATION
SHP
SHD
DOUT
PHASE
CLPDM CLPOB PBLK
PBLK
1.0V
2.0V
DOUT
0.1 F
BYP3
INPUT OFFSET
CLAMP
Figure 36. AFE Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9849AKSTZ | IC CCD SIGNAL PROC 12BIT 48LQFP |
| AD9847AKSTZ | IC CCD SIGNAL PROC 10BIT 48-LQFP |
| AD9944KCPZ | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| 3-221185-1 | PLUG,75 OHM,COML BNC |
| AD9943KCPZ | IC CCD SIGNAL PROCESSOR 32-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9895KBCZRL | 功能描述:IC CCD SIGNAL PROC/GEN 64-CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9898 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述: |
| AD9898KCPRL-20 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。