參數(shù)資料
型號(hào): ADSP-2105BPZ-80
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/64頁(yè)
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 16BIT 68PLCC
標(biāo)準(zhǔn)包裝: 19
系列: ADSP-21xx
類型: 定點(diǎn)
接口: 同步串行端口(SSP)
時(shí)鐘速率: 20MHz
非易失內(nèi)存: 外部
芯片上RAM: 3kB
電壓 - 輸入/輸出: 5.00V
電壓 - 核心: 5.00V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(24.23x24.23)
包裝: 管件
產(chǎn)品目錄頁(yè)面: 738 (CN2011-ZH PDF)
ADSP-21xx
–30–
REV. B
TIMING PARAMETERS (ADSP-2101/2105/2111/2115/2161/2163)
CLOCK SIGNALS & RESET
Frequency
13 MHz
13.824 MHz
16.67 MHz
20 MHz
25 MHz
Dependency
Parameter
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Unit
Timing Requirement:
tCK
CLKIN Period
76.9
150
72.3
150
60
150
50
150
40
150
ns
tCKL
CLKIN Width Low
20
15
20
ns
tCKH
CLKIN Width High
20
15
20
ns
tRSP
RESET
Width Low
384.5
361.5
300
250
200
5tCK
1
ns
Switching Characteristic:
tCPL
CLKOUT Width Low
28.5
26.2
20
15
10
0.5tCK – 10
ns
tCPH
CLKOUT Width High
28.5
26.2
20
15
10
0.5tCK – 10
ns
tCKOH
CLKIN High to CLKOUT 0
20
0
20
0
20
0
20
0
15
ns
High
NOTES
1Applies after powerup sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles, assuming stable CLKIN (not including crystal
oscillator startup time).
Figure 29. Clock Signals
CLKIN
CLKOUT
t
CKH
t
CK
t
CKL
t
CKOH
t
CPH
t
CPL
相關(guān)PDF資料
PDF描述
EEM06DTMH CONN EDGECARD 12POS R/A .156 SLD
HSC40DRTF-S13 CONN EDGECARD 80POS .100 EXTEND
XC95288XL-7FG256C IC CPLD 288 MCELL C-TEMP 256FBGA
VI-B7L-CX-B1 CONVERTER MOD DC/DC 28V 75W
TAP336J010CRW CAP TANT 33UF 10V 5% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2105BPZ-80 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
ADSP-2105BPZ-80RL 制造商:Analog Devices 功能描述:
ADSP-2105KP-40 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 68 Pin, Plastic, PLCC
ADSP2105KP55 制造商:AD 功能描述:*
ADSP-2105KP-55 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NW))