Timing Requ" />
參數(shù)資料
型號(hào): ADSP-2105BPZ-80
廠商: Analog Devices Inc
文件頁(yè)數(shù): 43/64頁(yè)
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 16BIT 68PLCC
標(biāo)準(zhǔn)包裝: 19
系列: ADSP-21xx
類(lèi)型: 定點(diǎn)
接口: 同步串行端口(SSP)
時(shí)鐘速率: 20MHz
非易失內(nèi)存: 外部
芯片上RAM: 3kB
電壓 - 輸入/輸出: 5.00V
電壓 - 核心: 5.00V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(24.23x24.23)
包裝: 管件
產(chǎn)品目錄頁(yè)面: 738 (CN2011-ZH PDF)
ADSP-21xx
–48–
REV. B
TIMING PARAMETERS (ADSP-2103/2162/2164)
MEMORY READ
Frequency
10.24 MHz
Dependency
Parameter
Min
Max
Min
Max
Unit
Timing Requirement:
tRDD
RD Low to Data Valid
33.8
0.5tCK – 15 + w
ns
tAA
A0–A13, PMS, DMS, BMS to Data Valid
49.2
0.75tCK – 24 + w
ns
tRDH
Data Hold from RD High
0
ns
Switching Characteristic:
tRP
RD Pulse Width
43.8
0.5tCK – 5 + w
ns
tCRD
CLKOUT High to RD Low
19.4
34.4
0.25tCK – 5
0.25tCK + 10
ns
tASR
A0–A13, PMS, DMS, BMS Setup before RD Low
12.4
0.25tCK – 12
ns
tRDA
A0–A13, PMS, DMS, BMS Hold after RD Deasserted
14.4
0.25tCK – 10
ns
tRWR
RD High to RD or WR Low
38.8
0.5tCK – 10
ns
w = wait states
× t
CK.
Figure 42. Memory Read
CLKOUT
A0 – A13
D
t
RDA
RD
WR
DMS, PMS
BMS
t
RWR
t
RP
t
ASR
t
CRD
t
RDD
t
AA
t
RDH
相關(guān)PDF資料
PDF描述
EEM06DTMH CONN EDGECARD 12POS R/A .156 SLD
HSC40DRTF-S13 CONN EDGECARD 80POS .100 EXTEND
XC95288XL-7FG256C IC CPLD 288 MCELL C-TEMP 256FBGA
VI-B7L-CX-B1 CONVERTER MOD DC/DC 28V 75W
TAP336J010CRW CAP TANT 33UF 10V 5% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2105BPZ-80 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
ADSP-2105BPZ-80RL 制造商:Analog Devices 功能描述:
ADSP-2105KP-40 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 68 Pin, Plastic, PLCC
ADSP2105KP55 制造商:AD 功能描述:*
ADSP-2105KP-55 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NW))