- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19474 > ADSP-2105BPZ-80 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 68PLCC PDF資料下載
參數(shù)資料
| 型號： | ADSP-2105BPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 63/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 68PLCC |
| 標(biāo)準(zhǔn)包裝： | 19 |
| 系列： | ADSP-21xx |
| 類型： | 定點(diǎn) |
| 接口： | 同步串行端口（SSP） |
| 時(shí)鐘速率： | 20MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 3kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC（24.23x24.23） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 738 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當(dāng)前第63頁第64頁
ADSP-21xx
–8–
REV. B
A clock output signal (CLKOUT) is generated by the processor,
synchronized to the processor’s internal cycles.
Reset
The RESET
signal initiates a complete reset of the ADSP-21xx.
The RESET signal must be asserted when the chip is powered
up to assure proper initialization. If the RESET signal is applied
during initial power-up, it must be held long enough to allow
the processor’s internal clock to stabilize. If RESET is activated
at any time after power-up and the input clock frequency does
not change, the processor’s internal clock continues and does
not require this stabilization time.
The power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid VDD is
applied to the processor and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum of
2000 tCK cycles will ensure that the PLL has locked (this does
not, however, include the crystal oscillator start-up time).
During this power-up sequence the RESET signal should be
held low. On any subsequent resets, the RESET signal must
meet the minimum pulse width specification, tRSP.
To generate the RESET signal, use either an RC circuit with an
external Schmidt trigger or a commercially available reset IC.
(Do not use only an RC circuit.)
Table IV. ADSP-21xx Pin Definitions
Pin
# of
Input /
Name(s)
Pins
Output
Function
Address
14
O
Address outputs for program, data and boot memory.
Data
1
24
I/O
Data I/O pins for program and data memories. Input only for
boot memory, with two MSBs used for boot memory addresses.
Unused data lines may be left floating.
RESET
1
I
Processor Reset Input
IRQ2
1
I
External Interrupt Request #2
BR
2
1
I
External Bus Request Input
BG
1
O
External Bus Grant Output
PMS
1
O
External Program Memory Select
DMS
1
O
External Data Memory Select
BMS
1
O
Boot Memory Select
RD
1
O
External Memory Read Enable
WR
1
O
External Memory Write Enable
MMAP
1
I
Memory Map Select Input
CLKIN, XTAL
2
I
External Clock or Quartz Crystal Input
CLKOUT
1
O
Processor Clock Output
VDD
Power Supply Pins
GND
Ground Pins
SPORT0
3
5
I/O
Serial Port 0 Pins (TFS0, RFS0, DT0, DR0, SCLK0)
SPORT1
5
I/O
Serial Port 1 Pins (TFS1, RFS1, DT1, DR1, SCLK1)
or Interrupts & Flags:
IRQ0
(RFS1)
1
I
External Interrupt Request #0
IRQ1
(TFS1)
1
I
External Interrupt Request #1
FI (DR1)
1
I
Flag Input Pin
FO (DT1)
1
O
Flag Output Pin
FL2–0 (ADSP-2111 Only)
3
O
General Purpose Flag Output Pins
Host Interface Port
(ADSP-2111 Only)
HSEL
1
I
HIP Select Input
HACK
1
O
HIP Acknowledge Output
HSIZE
1
I
8/16-Bit Host Select (0 = 16-Bit, 1 = 8-Bit)
BMODE
1
I
Boot Mode Select (0 = Standard EPROM Booting, 1 = HIP Booting)
HMD0
1
I
Bus Strobe Select (0 = RD/WR, 1 = RW/DS)
HMD1
1
I
HIP Address/Data Mode Select (0 = Separate, 1 = Multiplexed)
HRD
/HRW
1
I
HIP Read Strobe or Read/Write Select
HWR
/HDS
1
I
HIP Write Strobe or Host Data Strobe Select
HD15–0/HAD15-0
16
I/O
HIP Data or HIP Data and Address
HA2/ALE
1
I
Host Address 2 Input or Address Latch Enable Input
HA1–0/Unused
2
I
Host Address 1 and 0 Inputs
NOTES
1Unused data bus lines may be left floating.
2BR must be tied high (to V
DD) if not used.
3ADSP-2105 does not have SPORT0. (SPORT0 pins are No Connects on the ADSP-2105.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEM06DTMH | CONN EDGECARD 12POS R/A .156 SLD |
| HSC40DRTF-S13 | CONN EDGECARD 80POS .100 EXTEND |
| XC95288XL-7FG256C | IC CPLD 288 MCELL C-TEMP 256FBGA |
| VI-B7L-CX-B1 | CONVERTER MOD DC/DC 28V 75W |
| TAP336J010CRW | CAP TANT 33UF 10V 5% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2105BPZ-80 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
| ADSP-2105BPZ-80RL | 制造商:Analog Devices 功能描述: |
| ADSP-2105KP-40 | 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 68 Pin, Plastic, PLCC |
| ADSP2105KP55 | 制造商:AD 功能描述:* |
| ADSP-2105KP-55 | 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NW)) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。