- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19468 > ADSP-21369KSWZ-5A (Analog Devices Inc)IC DSP 32BIT 366MHZ 208LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21369KSWZ-5A |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 63/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 32BIT 366MHZ 208LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | DAI，DPI |
| 時(shí)鐘速率： | 366MHz |
| 非易失內(nèi)存： | ROM（768 kB） |
| 芯片上RAM： | 256kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 208-LQFP-EP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當(dāng)前第63頁第64頁
Rev. F
|
Page 8 of 64
|
October 2013
Asynchronous Memory Controller
The asynchronous memory controller provides a configurable
interface for up to four separate banks of memory or I/O
devices. Each bank can be independently programmed with dif-
ferent timing parameters, enabling connection to a wide variety
of memory devices including SRAM, ROM, flash, and EPROM,
as well as I/O devices that interface with standard memory
control lines. Bank 0 occupies a 14M word window and Banks 1,
2, and 3 occupy a 16M word window in the processor’s address
space but, if not fully populated, these windows are not made
contiguous by the memory controller logic. The banks can also
be configured as 8-bit, 16-bit, or 32-bit wide buses for ease of
interfacing to a range of memories and I/O devices tailored
either to high performance or to low cost and power.
Pulse-Width Modulation
The PWM module is a flexible, programmable, PWM waveform
generator that can be programmed to generate the required
switching patterns for various applications related to motor and
engine control or audio power control. The PWM generator can
generate either center-aligned or edge-aligned PWM wave-
forms. In addition, it can generate complementary signals on
two outputs in paired mode or independent signals in non-
paired mode (applicable to a single group of four PWM
waveforms).
The entire PWM module has four groups of four PWM outputs
each. Therefore, this module generates 16 PWM outputs in
total. Each PWM group produces two pairs of PWM signals on
the four PWM outputs.
The PWM generator is capable of operating in two distinct
modes while generating center-aligned PWM waveforms: single
update mode or double update mode. In single update mode,
the duty cycle values are programmable only once per PWM
period. This results in PWM patterns that are symmetrical
about the midpoint of the PWM period. In double update
mode, a second updating of the PWM registers is implemented
at the midpoint of the PWM period. In this mode, it is possible
to produce asymmetrical PWM patterns that produce lower
harmonic distortion in 2-phase PWM inverters.
Digital Applications Interface (DAI)
The digital applications interface (DAI ) provide the ability to
connect various peripherals to any of the DSP’s DAI pins
(DAI_P20–1). Programs make these connections using the sig-
nal routing unit (SRU1), shown in Figure 1.
The SRU is amatrix routing unit (or group of multiplexers) that
enable the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the
associated peripherals for a much wider variety of applications
by using a larger set of algorithms than is possible with noncon-
figurable signal paths.
The DAI include eight serial ports, an S/PDIF receiver/trans-
mitter, four precision clock generators (PCG), eight channels of
synchronous sample rate converters, and an input data port
(IDP). The IDP provides an additional input path to the
processor core, configurable as either eight channels of I2S serial
data or as seven channels plus a single 20-bit wide synchronous
parallel data acquisition port. Each data channel has its own
DMA channel that is independent from the processor’s serial
ports.
For complete information on using the DAI, see the
ADSP-21368 SHARC Processor Hardware Reference.
Serial Ports
The processors feature eight synchronous serial ports (SPORTs)
that provide an inexpensive interface to a wide variety of digital
and mixed-signal peripheral devices such as Analog Devices’
AD183x family of audio codecs, ADCs, and DACs. The serial
ports are made up of two data lines, a clock, and frame sync. The
data lines can be programmed to either transmit or receive and
each data line has a dedicated DMA channel.
Serial ports are enabled via 16 programmable and simultaneous
receive or transmit pins that support up to 32 transmit or 32
receive channels of audio data when all eight SPORTs are
enabled, or eight full duplex TDM streams of 128 channels
per frame.
The serial ports operate at a maximum data rate of 50 Mbps.
Serial port data can be automatically transferred to and from
on-chip memory via dedicated DMA channels. Each of the
serial ports can work in conjunction with another serial port to
provide TDM support. One SPORT provides two transmit sig-
nals while the other SPORT provides the two receive signals.
The frame sync and clock are shared.
Serial ports operate in five modes:
Standard DSP serial mode
Multichannel (TDM) mode with support for packed I2S
mode
I2S mode
Packed I2S mode
Left-justified sample pair mode
Left-justified sample pair mode is a mode where in each frame
sync cycle two samples of data are transmitted/received—one
sample on the high segment of the frame sync, the other on the
low segment of the frame sync. Programs have control over var-
ious attributes of this mode.
Each of the serial ports supports the left-justified sample pair
and I2S protocols (I2S is an industry-standard interface com-
monly used by audio codecs, ADCs, and DACs such as the
Analog Devices AD183x family), with two data pins, allowing
four left-justified sample pair or I2S channels (using two stereo
devices) per serial port, with a maximum of up to 32 I2S chan-
nels. The serial ports permit little-endian or big-endian
transmission formats and word lengths selectable from 3 bits to
32 bits. For the left-justified sample pair and I2S modes, data-
word lengths are selectable between 8 bits and 32 bits. Serial
ports offer selectable synchronization and transmit modes as
well as optional -law or A-law companding selection on a per
channel basis. Serial port clocks and frame syncs can be inter-
nally or externally generated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAP106M035BRW | CAP TANT 10UF 35V 20% RADIAL |
| XC2C384-10FGG324C | IC CR-II CPLD 384MCELL 324-FBGA |
| HMM28DSAI | CONN EDGECARD 56POS R/A .156 SLD |
| ADSP-21369KBPZ-2A | IC DSP 32BIT 333MHZ 256-BGA |
| VE-21M-CY-F1 | CONVERTER MOD DC/DC 10V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21369KSWZ-6A | 功能描述:IC DSP 32BIT 400MHZ 208-LQFP 制造商:analog devices inc. 系列:SHARC? 包裝:托盤 零件狀態(tài):有效 類型:浮點(diǎn) 接口:DAI，DPI 時(shí)鐘速率:400MHz 非易失性存儲器:ROM（768 kB） 片載 RAM:256KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:0°C ~ 70°C（TA） 安裝類型:表面貼裝 封裝/外殼:208-LQFP 裸露焊盤 供應(yīng)商器件封裝:208-LQFP-EP（28x28） 標(biāo)準(zhǔn)包裝:1 |
| ADSP-21369KSZ-1A | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:PROCESSOR ((NS)) |
| ADSP-21369KSZ-1A | 制造商:Analog Devices 功能描述:DSP PROCESSOR ((NS)) |
| ADSP-21371 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing |
| ADSP-21371_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC㈢ Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。