- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16608 > ADV7393-DBRDZ (Analog Devices Inc)BOARD EVAL FOR ADV7393 PDF資料下載
參數(shù)資料
| 型號： | ADV7393-DBRDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 73/108頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADV7393 |
| 產(chǎn)品變化通告： | ADV734x, ADV739x Feature Improvement |
| 設(shè)計資源： | Reconstruction Video Filter Using ADA4430-1 Amplifier After ADV7393 Video Encoder (CN0101) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，視頻編碼器 |
| 已用 IC / 零件： | ADV7393 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADV7393BCPZ-ND - IC DAC VIDEO HDTV 10BIT 40LFCSP ADV7393BCPZ-REEL-ND - IC DAC ENCODER VID HDTV 40-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Data Sheet
ADV7390/ADV7391/ADV7392/ADV7393
Rev. G | Page 67 of 108
PIXEL AND CONTROL PORT READBACK
Subaddress 0x13, Subaddress 0x14, Subaddress 0x16
The ADV739x supports the readback of most digital inputs via
the I2C MPU port. This feature is useful for board-level
connectivity testing with upstream devices.
The pixel port (P[15:0] or P[7:0]), HSYNC, VSYNC, and SFL
are available for readback via the MPU port. The readback
registers are located at Subaddress 0x13, Subaddress 0x14, and
Subaddress 0x16.
When using this feature, apply a clock signal to the CLKIN pin
to register the levels applied to the input pins. The SD input
mode (Subaddress 0x01, Bits[6:4] = 000) must be selected when
using this feature.
RESET MECHANISMS
Subaddress 0x17, Bit 1
A hardware reset is activated with a high-to-low transition on
the RESET pin in accordance with the timing specifications.
This resets all registers to their default values. After a hardware
reset, the MPU port is configured for I2C operation. For correct
device operation, a hardware reset is necessary after power-up.
The ADV739x also has a software reset accessible via the I2C
MPU port. A software reset is activated by writing a 1 to
Subaddress 0x17, Bit 1. This resets all registers to their default
values. This bit is self-clearing; that is, after a 1 has been written
to the bit, the bit automatically returns to 0.
A hardware reset is necessary after power-up for correct device
operation. If no hardware reset functionality is required by the
application, the RESET pin can be connected to an RC network
to provide the hardware reset necessary after power-up. After
power-up, the time constant of the RC network holds
the RESET pin low long enough to cause a reset to take place.
All subsequent resets can be done via software.
SD TELETEXT INSERTION
Subaddress 0xC9 to Subaddress 0xCE
The ADV739x supports the insertion of teletext data, using a
two pin interface, when operating in PAL mode. Teletext
insertion is enabled using Subaddress 0xC9, Bit 0.
In accordance with the PAL WST teletext standard, teletext data
should be inserted into the ADV739x at a rate of 6.9375 Mbps.
On the ADV7390/ADV7391, the teletext data is inserted on
the VSYNC pin. On the ADV7392/ADV7393, the teletext data
can be inserted on the VSYNC or P0 pin (selectable through
Subaddress 0xC9, Bit 2).
When teletext insertion is enabled, a teletext request signal is
output from the ADV739x to indicate when teletext data should
be inserted. The teletext request signal is output on the SFL pin.
The position (relative to the teletext data) and width of the
request signal are configurable using Subaddress 0xCA. The
request signal can operate in either a line or bit mode. The
request signal mode is controlled using Subaddress 0xC9, Bit 1.
To account for the noninteger relationship between the teletext
insertion rate (6.9375 Mbps) and the pixel clock (27 MHz),
a teletext insertion protocol is implemented in the ADV739x.
At a rate of 6.9375 Mbps, the time taken for the insertion of
37 teletext bits equates to 144 pixel clock cycles (at 27 MHz).
For every 37 teletext bits inserted into the ADV739x, the 10th,
19th, 28th, and 37th bits are carried for three pixel clock cycles, and
the remainder are carried for four pixel clock cycles (totaling
144 pixel clock cycles). The teletext insertion protocol repeats
every 37 teletext bits or 144 pixel clock cycles until all 360 teletext
bits are inserted.
Figure 85. Teletext VBI Line
06234-
143
ADDRESS AND DATA
RUN-IN CLOCK
TELETEXT VBI LINE
45 BYTES (360 BITS) – PAL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| REC5-053.3DRW/H6/C | CONV DC/DC 5W 4.5-9VIN +/-3.3V |
| GBM30DRMI-S288 | CONN EDGECARD 60POS .156 EXTEND |
| RMM08DTKI-S288 | CONN EDGECARD 16POS .156 EXTEND |
| HCC05DREF-S13 | CONN EDGECARD 10POS .100 EXTEND |
| EEC17DREN-S734 | CONN EDGECARD 34POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7393EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7393WBCPZ | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays |
| ADV7393WBCPZ-REEL | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel |
| ADV73946603 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946604 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。