- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AVCW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 78/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
78
Am79C961A
When the link test function is enabled (DLNKTST bit in
CSR15 is cleared), the absence of link beat pulses and
receive data on the RXD
±
pair will cause the TMAU to
go into the Link Fail state. In the Link Fail state, data
transmission, data reception, data loopback and the
collision detection functions are disabled and remain
disabled until valid data or greater than 5 consecutive
link pulses appear on the RXD
±
pair. During Link Fail,
the Link Status (LNKST indicated by LED0) signal is
inactive. When the link is identified as functional, the
LNKST signal is asserted, and LED0 output will be
activated. Upon power up or assertion of the RESET
pin, the T-MAU will be forced into the Link Fail state.
Reading the RESET register of the PCnet-ISA
+
(soft-
ware RESET) has no effect on the T-MAU
In order to inter-operate with systems which do not
implement Link Test, this function can be disabled by
setting the DLNKTST bit. With Link Test disabled, the
Data Driver, Receiver and Loopback functions as well
as Collision Detection remain enabled irrespective of
the presence or absence of data or link pulses on the
RXD
±
pair. Link Test pulses continue to be sent regard-
less of the state of the DLNKTST bit.
Polarity Detection and Reversal
The T-MAU receive function includes the ability to
invert the polarity of the signals appearing at the RXD
±
pair if the polarity of the received signal is reversed
(such as in the case of a wiring error). This feature
allows data packets received from a reverse wired
RXD
±
input pair to be corrected in the T-MAU prior to
transfer to the MENDEC. The polarity detection func-
tion is activated following reset or Link Fail, and will
reverse the receive polarity based on both the polarity
of any previous link beat pulses and the polarity of sub-
sequent packets with a valid End Transmit Delimiter
(ETD).
When in the Link Fail state, the T-MAU will recognize
link beat pulses of either positive or negative polarity.
Exit from the Link Fail state occurs at the reception of
5
–
6 consecutive link beat pulses of identical polarity.
On entry to the Link Pass state, the polarity of the last
5 link beat pulses is used to determine the initial
receive polarity configuration and the receiver is
reconfigured to subsequently recognize only link beat
pulses of the previously recognized polarity.
Positive link beat pulses are defined as transmitted sig-
nal with a positive amplitude greater than 585 mV with
a pulse width of 60 ns
–
200 ns. This positive excursion
may be followed by a negative excursion. This defini-
tion is consistent with the expected received signal at a
correctly wired receiver, when a link beat pulse, which
fits the template of Figure 14-12 of the 10BASE-T Stan-
dard, is generated at a transmitter and passed through
100 m of twisted pair cable.
Negative link beat pulses are defined as transmitted
signals with a negative amplitude greater than 585 mV
with a pulse width of 60 ns
–
200 ns. This negative
excursion may be followed by a positive excursion. This
definition is consistent with the expected received sig-
nal at a reverse wired receiver, when a link beat pulse
which fits the template of Figure 14-12 in the
10BASE-T Standard is generated at a transmitter and
passed through 100 m of twisted pair cable.
The polarity detection/correction algorithm will remain
“
armed
”
until two consecutive packets with valid ETD of
identical polarity are detected. When
“
armed,
”
the
receiver is capable of changing the initial or previous
polarity configuration according to the detected ETD
polarity.
On receipt of the first packet with valid ETD following
reset or link fail, the T-MAU will use the inferred polarity
information to configure its RXD
±
input, regardless of
its previous state. On receipt of a second packet with a
valid ETD with correct polarity, the detection/correction
algorithm will
“
lock-in
”
the received polarity. If the sec-
ond (or subsequent) packet is not detected as confirm-
ing the previous polarity decision, the most recently
detected ETD polarity will be used as the default. Note
that packets with invalid ETD have no effect on updat-
ing the previous polarity decision. Once two consecu-
tive packets with valid ETD have been received, the
T-MAU will lock the correction algorithm until either a
Link Fail condition occurs or RESET is asserted.
During polarity reversal, an internal POL signal will be
active. During normal polarity conditions, this internal
POL signal is inactive. The state of this signal can be
read by software and/or displayed by LED when
enabled by the LED control bits in the ISA Bus Config-
uration Registers (ISACSR5, 6, 7).
Twisted Pair Interface Status
Three internal signals (XMT, RCV and COL) indicate
whether the T-MAU is transmitting, receiving, or in a
collision state. These signals are internal signals and
the behavior of the LED outputs depends on how the
LED output circuitry is programmed.
The T-MAU will power up in the Link Fail state and the
normal algorithm will apply to allow it to enter the Link
Pass state. In the Link Pass state, transmit or receive
activity will be indicated by assertion of RCV signal
going active. If T-MAU is selected using the PORTSEL
bits in CSR15, when moving from AUI to T-MAU selec-
tion, the T-MAU will be forced into the Link Fail state.
In the Link Fail state, XMT, RCV and COL are inactive.
Collision Detect Function
Activity on both twisted pair signals RXD
±
and TXD
±
constitutes a collision, thereby causing the COL signal
to be asserted. (COL is used by the LED control cir-
cuits) COL will remain asserted until one of the two col-
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961AVI | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVI\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復。