- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C978AKCW (ADVANCED MICRO DEVICES INC) Single-Chip 1/10 Mbps PCI Home Networking Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C978AKCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| 中文描述： | 5 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁數(shù)： | 56/256頁 |
| 文件大?。?/td> | 3505K |
| 代理商： | AM79C978AKCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁
56
Am79C978A
Buffer Management Unit
The Buffer Management Unit (BMU) is a microcoded
state machine which implements the initialization pro-
cedure and manages the descriptors and buffers. The
buffer management unit operates at half the speed of
the CLK input.
Initialization
Initialization includes the reading of the initialization
block in memory to obtain the operating parameters.
The initialization block can be organized in two ways.
When SSIZE32 (BCR20, bit 8) is at its default value
of 0, all initialization block entries are logically 16-
bits wide to be backwards compatible with the
Am79C90 C-LANCE and Am79C96x PCnet-ISA
family. When SSIZE32 (BCR20, bit 8) is set to 1, all
initialization block entries are logically 32-bits wide.
Note that the Am79C978A controller always per-
forms 32-bit bus transfers to read the initialization
block entries. The initialization block is read when
the INIT bit in CSR0 is set. The INIT bit should be set
before or concurrent with the STRT bit to insure cor-
rect operation. Once the initialization block has been
completely read in and internal registers have been
updated, IDON will be set in CSR0, generating an in-
terrupt (if IENA is set).
TheAm79C978A controller obtains the start address of
the initialization block from the contents of CSR1 (least
significant 16 bits of address) and CSR2 (most signifi-
cant 16 bits of address). The host must write CSR1 and
CSR2 before setting the INIT bit. The initialization block
contains the user defined conditions for operation, to-
gether with the base addresses and length information
of the transmit and receive descriptor rings.
There is an alternate method to initialize the
Am79C978A controller. Instead of initialization via
the initialization block in memory, data can be writ-
ten directly into the appropriate registers. Either
method or a combination of the two may be used
at the discretion of the programmer. Refer to
Ap-
pendix A, Alternative Method for Initialization
for
details on this alternate method.
Re-Initialization
The transmitter and receiver sections of the
Am79C978A controller can be turned on via the initial-
ization block (DTX, DRX, CSR15, bits 1-0). The states
of the transmitter and receiver are monitored by the
host through CSR0 (RXON, TXON bits).
TheAm79C978A controller should be re-initialized if
the transmitter and/or the receiver were not turned on
during the original initialization and it was subsequently
required to activate them, or if either section was shut
off due to the detection of an error condition (MERR,
UFLO, TX BUFF error).
Re-initialization may be done via the initialization block
or by setting the STOP bit in CSR0, followed by writing
to CSR15, and then setting the START bit in CSR0.
Note that this form of restart will not perform the same
in the Am79C978A controller as in the C-LANCE de-
vice. In particular, upon restart, the Am79C978A con-
troller reloads the transmit and receive descriptor
pointers with their respective base addresses. This
means that the software must clear the descriptor
OWN bits and reset its descriptor ring pointers before
restarting the Am79C978A controller. The reload of de-
scriptor base addresses is performed in the C-LANCE
device only after initialization, so that a restart of the C-
LANCE without initialization leaves the C-LANCE
pointing at the same descriptor locations as before the
restart.
Suspend
TheAm79C978A controller offers two suspend modes
that allow easy updating of the CSR registers without
going through a full re-initialization of the device. The
suspend modes also allow stopping the device with
orderly termination of all network activity.
The host requests the Am79C978A controller to enter
the suspend mode by setting SPND (CSR5, bit 0) to
1. The host must poll SPND until it reads back 1 to de-
termine that the Am79C978A controller has entered
the suspend mode. When the host sets SPND to 1,
the procedure taken by the Am79C978A controller to
enter the suspend mode depends on the setting of the
fast suspend enable bit (FASTSPND, CSR7, bit 15).
When a fast suspend is requested (FASTSPND is
set to 1), the Am79C978A controller performs a
quick entry into the suspend mode. At the time the
SPND bit is set, the Am79C978A controller will con-
tinue the DMA process of any transmit and/or re-
ceive packets that have already begun DMA activity
until the network activity has been completed. In ad-
dition, any transmit packet that had started transmis-
sion will be fully transmitted and any receive packet
that had begun reception will be fully received. How-
ever, no additional packets will be transmitted or re-
ceived and no additional transmit or receive DMA
activity will begin after network activity has ceased.
Hence, the Am79C978A controller may enter the
suspend mode with transmit and/or receive packets
still in the FIFOs or the SRAM. This offers a worst
case suspend time of a maximum length packet over
the possibility of completely emptying the SRAM.
Care must be exercised in this mode, because the
entire memory subsystem of the Am79C978A con-
troller is suspended. Any changes to either the de-
scriptor rings or the SRAM can cause the
Am79C978A controller to start up in an unknown
condition and could cause data corruption.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C981JC | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C982 | basic Integrated Multiport Repeater (bIMR) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C978AVCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978KC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978VC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C979BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C98 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Twisted-Pair Ethernet Transceiver (TPEX) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。