
C165UTAH
System Control Unit (CSCU)
Data Sheet
471
2001-02-23
Note :
Please refer to Chapter 10.8, "Initialization of the C165UTAH’s X-peripherals", for complete
register initialization.
Note :
SYSCON3 is an security register. The security level is automatically set to write protection
after execution of EINIT
21.6
Identification Registers
21.6.1
Introduction
The C165UTAH provides a set of 5 identification registers that offer information on the
chip, as manufacturer, chip type and its memory properties.
The ID registers are read only registers. A device that incorporates ID registers shall
return D5
H
as its Bootstrap Loader identification byte. A standardized routine may then
USBTDIS
USB Transceiver Disable Flag ONLY IF BIT XPERCON.6 =
’
1
’
‘
00
’
: Normal operation, USB transceiver enabled
‘
01
’
: Suspend mode, differencial transceiver switched off
‘
10
’
: Reserved, do not use this combination.
‘
11
’
: Full power down.
Note:
If bit 6 of register XPERCON set to ’0’, the USB transceiver is always
switched off (power down mode), independently of bit USBTDIS.
PLLDIS
PLL Disable Flag (additional power savings / noise reduction feature)
‘
0
’
: The PLL of the C165UTAH is switched on. This is the
default
configuration.
‘
1
’
: The PLL is completely switched off. The free running feature and the
oscillator watchdog will not work, since there is no PLL clock at all.
Note:
It makes sense to switch off the PLL in
direct drive
clock mode only.
PERDISx
Module Type
Module Function
(examples for associated peripheral
modules)
0
PD-Bus Unit
RTC
Real Time Clock
1
PD-Bus Unit
ASC
USART
2
PD-Bus Unit
SSC
Synchronous Serial Channel
3
PD-Bus Unit
GPT12
General Purpose Timer Block
4..5
reserved
-
Reserved, has to be set to
’
0
’
.
6
X-Bus Unit
IOM-2
IOM-2 Interface
7
X-Bus Unit
USB
Universal Serial Bus Interface
8
X-Bus Unit
EPEC
Extended PEC
9..14
reserved
-
Reserved, has to be set to
’
0
’
.
Bit
Function