
C165UTAH
Central Processor Unit
Data Sheet
66
2001-02-23
SYSCON (FF12
H
/ 89
H
)
15
14
SFR
Reset Value: 0XX0
H
3
2
Bit
Function
XPER-SHARE Reserved
The XPER-SHARE mode, known from other C16x Infineon derivatives, is
not
supported in the C165UTAH. This bit must be set to
’
0
’
signal.
VISIBLE
Visible Mode Control
’
0
’
:
Accesses to XBUS peripherals are done internally
’
1
’
:
XBUS peripheral accesses are made visible on the external pins
XPEN
XBUS Peripheral Enable Bit
’
0
’
:
Accesses to the on-chip X-Peripherals and their functions are disabled
’
1
’
:
The on-chip X-Peripherals are enabled and can be accessed
Note:
This bit is valid only for derivatives that contain X-Peripherals.
OSCENBL
Oscillator Watchdog Enable Bit
‘
0
’
: The oscillator watchdog is disabled. Default configuration.
‘
1
’
: The oscillator watchdog is enabled.
CSCFG
Chip Select Configuration Control
‘
0
’
: Latched CS mode. The CS signals are latched internally and driven to the
enabled port pins synchronously.
‘
1
’
: Unlatched CS mode. The CS signals are directly derived from the address
and driven to the enabled port pins.
Write Configuration Control
(Set according to pin P0H.0 during reset)
’
0
’
:
Pins WR and BHE retain their normal function
’
1
’
:
Pin WR acts as WRL, pin BHE acts as WRH
System Clock Output Enable
(CLKOUT)
’
0
’
:
CLKOUT disabled: pin may be used for general purpose I/O
’
1
’
:
CLKOUT enabled: pin outputs the system clock signal
Disable/Enable Control for Pin BHE
(Set according to data bus width)
’
0
’
:
Pin BHE enabled
’
1
’
:
Pin BHE disabled, pin may be used for general purpose I/O
WRCFG
CLKEN
BYTDIS
ROMEN
Internal Boot-ROM Enable
’
0
’
:
Internal Boot-ROM is disabled. Access of the lower 32k address space will
be linked to external memory. During normal operation, bit ROMEN must
always be set to
’
0
’
signal
’
1
’
:
Internal Boot-ROM is enabled. This bit is only set in BSL mode.
Note:
During BSL mode, if the lowest 32k of external memory needs to be
programmed, bit ROMEN must be set to ’0’ signal.
After BSL mode, make sure that bit ROMEN is cleared.
XPEN
XPER-
SHARE
VISI
BLE
-
-
ROM
S1
WR
CFG
5
4
1
0
11
10
9
8
7
6
13
12
-
-
rw
rw
rw
rw
rw
rw
STKSZ
SGT
DIS
ROM
EN
rw
BYT
DIS
CLK
EN
rw
rw
rw
rw
rw
OSC
ENBL
CS
CFG