- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3792 > COP8CDR9KMT8 (National Semiconductor)IC MCU EEPROM 8BIT 32K 56-TSSOP PDF資料下載
參數(shù)資料
| 型號： | COP8CDR9KMT8 |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 43/111頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU EEPROM 8BIT 32K 56-TSSOP |
| 標準包裝： | 34 |
| 系列： | COP8™ 8C |
| 核心處理器： | COP8 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | Microwire/Plus（SPI），UART/USART |
| 外圍設(shè)備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 49 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 16x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 包裝： | 管件 |
| 其它名稱： | *COP8CDR9KMT8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
SNOS535I – OCTOBER 2000 – REVISED MARCH 2013
Table 5-7. PGMTIM Register Format (continued)
PGMTIM
Register Bit
CKI Frequency Range
7
6
5
4
3
2
1
0
0
1
0
1
2 MHz–2.67 MHz
0
1
0
1
0
1
0
2.625 MHz–3.5 MHz
0
1
0
1
0
1
3.5 MHz–4.67 MHz
0
1
0
1
4.5 MHz–6 MHz
0
1
0
1
6 MHz–8 MHz
0
1
0
1
7.5 MHz–10 MHz
R
R/W
5.10.4 MANEUVERING BACK AND FORTH BETWEEN FLASH MEMORY AND BOOT ROM
When using ISP, at some point, it will be necessary to maneuver between the flash program memory and
the Boot ROM, even when using customized ISP routines. This is because it's not possible to execute
from the flash program memory while it's being programmed.
Two instructions are available to perform the jumping back and forth: Jump to Boot (JSRB) and Return to
Flash (RETF). The JSRB instruction is used to jump from flash memory to Boot ROM, and the RETF is
used to return from the Boot ROM back to the flash program memory. See Instruction Set for specific
details on the operation of these instructions.
The JSRB instruction must be used in conjunction with the Key register. This is to prevent jumping to the
Boot ROM in the event of run-away software. For the JSRB instruction to actually jump to the Boot ROM,
the Key bit must be set. This is done by writing the value shown in Table 5-8 to the Key register. The Key
is a 6 bit key and if the key matches, the KEY bit will be set for 8 instruction cycles. The JSRB instruction
must be executed while the KEY bit is set. If the KEY does not match, then the KEY bit will not be set and
the JSRB will jump to the specified location in the flash memory. In emulation mode, if a breakpoint is
encountered while the KEY is set, the counter that counts the instruction cycles will be frozen until the
breakpoint condition is cleared. If an interrupt occurs while the key is set, the key will expire before
interrupt service is complete. It is recommended that the software globally disable interrupts before setting
the key. The Key register is a memory mapped register. Its format when writing is shown in Table 5-8. In
normal operation, it is not necessary to test the KEY bit before using the JSRB instruction. The additional
instructions required to test the key may cause the key to time-out before the JSRB can be executed.
Table 5-8. KEY Register Write Format
KEY When Writing
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
1
0
1
0
X
Bits 7–2:
Key value that must be written to set the KEY bit.
Bits 1–0:
Don't care.
5.10.5 FORCED EXECUTION FROM BOOT ROM
When the user is developing a customized ISP routine, code lockups due to software errors may be
encountered. The normal, and preferred, method to recover from these conditions is to reprogram the
device with the corrected code by either an external parallel programmer or the emulation tools. As a last
resort, when this equipment is not available, there is a hardware method to get out of these lockups and
force execution from the Boot ROM MICROWIRE/PLUS routine. The customer will then be able to erase
the Flash Memory code and start over.
Copyright 2000–2013, Texas Instruments Incorporated
Functional Description
37
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP8SAA720M8 | IC MCU OTP 8BIT 1K POR 20-SOIC |
| 2120382-3 | CONN RECEPT 12AWG PLUS KEYED |
| 2120382-2 | CONN RECEPT 14AWG MINUS KEYED |
| 2120382-1 | CONN RECEPT 14AWG PLUS KEYED |
| LPC1227FBD48/301,1 | MCU 32BIT 128K FLASH 8K 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8CDR9KMTA8 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9LVA7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 32k Memory, Virtual EEPROM, 10-Bit A/D and Brownout |
| COP8CDR9LVA8 | 功能描述:IC MCU CMOS 8BIT 68-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
| COP8CFE9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM, and 10-Bit A/D |
| COP8CFE9HLQ9 | 功能描述:IC MCU FLASH 8BIT 8K A/D 44LLP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:COP8™ 8C 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
發(fā)布緊急采購，3分鐘左右您將得到回復。