參數(shù)資料
型號(hào): CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 51/86頁(yè)
文件大小: 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 55 of 86
K25
NC
IO5
K26
NC
IO5
L1
IO0IO0
L2
IO0IO0
L3
IO0IO0
L4
IO0IO0
L11
GND
L12
GND
L13
GND
L14
GND
L15
GND
L16
GND
L23
NC
IO5
L24
IO/VREF5
L25
NC
IO5
L26
NC
IO5
M1
IO0IO0
M2[19]
IO0IO0
M3[19]
IO0IO0
M4
VCCIO0
M11
GND
M12
GND
M13
GND
M14
GND
M15
GND
M16
GND
M23
VCCIO5
M24
NC
IO5
M25
NC
IO5
M26
NC
IO5
N1
NC
VCC
N2
IO/VREF0
N3[19]
IO0IO0
N4[19]
IO1IO1
N11
GND
N12
GND
N13
GND
N14
GND
N15
GND
N16
GND
N23[19]
IO5IO5
N24
IO5
N25
IO5
N26
IO/VREF5
Table 12. 388 BGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities