參數(shù)資料
型號: CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 68/86頁
文件大?。?/td> 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 70 of 86
H7
NC
IO0
H8
IO7
H9
IO7
H10
IO7
H11[19]
IO7
H12[19]
IO6
H13
IO6
H14
IO6
H15
TMS
H16
IO5
H17
IO5
H18
IO5
H19
IO5
H20
IO5
H21
IO5
H22
NC
IO5
J1
NC
IO/VREF0
J2
NC
VCCIO0
J3
NC
IO/VREF0
J4
NC
IO0
J5
NC
VCC
J6
VCCIO0
J7
IO/VREF0
J8
NC
IO0
J9
IO7
J10
GCTL3
J11
GCLK3
J12
GCTL2
J13
GCLK2
J14
IO5
J15
IO5
J16
IO/VREF5
J17
VCCIO5
J18
VCCJTAG
J19
NC
IO5
J20
NC
IO/VREF5
J21
NC
VCCIO5
J22
NC
IO/VREF5
K1
NC
IO0
K2
IO0
K3
NC
IO0
K4
IO0
K5
VCC
K6
VCCIO0
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities