參數(shù)資料
型號(hào): CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 72/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 74 of 86
T7
GND
T8
MSEL
T9
IO/VREF2
T10
IO/VREF2
T11[19]
IO2
T12[19]
IO3
T13
IO/VREF3
[20]
IO/VREF3
T14
IO/VREF3
T15
IO3
T16
GND
T17
IO4
T18
IO4
T19
IO/VREF4
T20
IO4
T21
IO4
T22
NC
IO4
U1
NC
IO1
U2
IO1
U3
IO1
U4
IO1
U5
IO1
U6
GND
U7
CCE
U8
IO2
U9
VCCIO2
U10
VCCIO2
U11
IO2
U12
IO2
U13
VCCIO3
U14
VCCIO3
U15
IO3
IO3[20]
IO3
U16
IO3
U17
GND
U18
IO4
U19
IO4
U20
IO4
U21
IO4
U22
NC
IO4
V1
NC
IO1
V2
NC
IO1
V3
NC
IO1
V4
NC
IO1
V5
GND
V6
CCLK
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities