參數(shù)資料
型號(hào): CY3950V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 60/86頁
文件大小: 1212K
代理商: CY3950V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 63 of 86
G16
IO5
H1[19]
IO0
H2[19]
IO0
H3[19]
IO0
H4
IO/VREF0
H5
IO0
H6
GCLK0
H7
GND
H8
GND
H9
GND
H10
GND
H11
GCLK1
H12
IO5
H13
IO/VREF5
H14[19]
IO5
H15[19]
IO5
H16[19]
IO5
J1
IO1
J2
IO1
J3[19]
IO1
J4[19]
IO1
J5[19]
IO1
J6
IO1
J7
GND
J8
GND
J9
GND
J10
GND
J11
IO4
J12[19]
IO4
J13[19]
IO4
J14[19]
IO4
J15
IO5
J16
IO5
K1
IO1
K2
VCCPRG
K3
VCCIO1
K4
IO/VREF1
K5
IO1
K6
IO1
K7
GND
K8
GND
K9
GND
K10
GND
K11
IO4
Table 13. 256 FBGA Pin Table (continued)
Pin
CY39030
CY39050
CY39100
相關(guān)PDF資料
PDF描述
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
CY54FCT543TLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities