- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295374 > CY7C1371AV25-66AC (CYPRESS SEMICONDUCTOR CORP) 512K X 36 ZBT SRAM, 10 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1371AV25-66AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 ZBT SRAM, 10 ns, PQFP100 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 26/26頁 |
| 文件大?。?/td> | 333K |
| 代理商： | CY7C1371AV25-66AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁
CY7C1371AV25
CY7C1373AV25
PRELIMINARY
9
Notes:
1.
X = “Don't Care,” 1 = Logic HIGH, 0 = Logic LOW, CE stands for ALL Chip Enables. CE = 0 stands for ALL Chip Enables are active.
2.
Write is defined by WE and BWSx. BWSx = Valid signifies that the desired byte write selects are asserted. See Write Cycle Description table for details.
3.
The DQ and DP pins are controlled by the current cycle and the OE signal.
4.
CEN=1 inserts wait states.
5.
Device will power-up deselected and the I/Os in a three-state condition, regardless of OE.
6.
OE assumed LOW.
Cycle Description Truth Table[1, 2, 3, 4, 5, 6]
Operation
Address
used
CE
CEN
ADV/
LD
WE
BWSx
CLK
Comments
Deselected
External
1
0
X
L-H
I/Os three-state following next rec-
ognized clock.
Suspend
-
X
1
X
L-H
Clock ignored, all operations sus-
pended.
Begin Read
External
0
1
X
L-H
Address latched.
Begin Write
External
0
Valid
L-H
Address latched, data presented
two valid clocks later.
Burst READ
Operation
Internal
X
0
1
X
L-H
Burst Read operation. Previous ac-
cess was a Read operation. Ad-
dresses incremented internally in
conjunction with the state of
MODE.
Burst WRITE
Operation
Internal
X
0
1
X
Valid
L-H
Burst Write operation. Previous ac-
cess was a Write operation. Ad-
dresses incremented internally in
conjunction with the state of
MODE. Bytes written are deter-
mined by BWSa,b,c,d/BWSa,b.
Interleaved Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
00
01
10
11
01
00
11
10
11
00
01
11
10
01
00
Linear Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1387DV25-225BZI | 1M X 18 CACHE SRAM, 2.8 ns, PBGA165 |
| CY7C1387DV25-225BZC | 1M X 18 CACHE SRAM, 2.8 ns, PBGA165 |
| CY7C138AV | Memory |
| CY7C025-15JC | x16 Dual-Port SRAM |
| CY7C0251AV-20AC | x18 Dual-Port SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1371B100AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1371B-100AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C1371B117AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1371BV25-100AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY7C1371C-100AC | 功能描述:IC SRAM 18MBIT 100MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。