- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376804 > DM9601E (Electronic Theatre Controls, Inc.) USB Ethernet MAC Controller with Intergrated 10/100 PHY PDF資料下載
參數(shù)資料
| 型號： | DM9601E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | USB Ethernet MAC Controller with Intergrated 10/100 PHY |
| 中文描述： | USB以太網(wǎng)MAC控制器與集成10/100網(wǎng)卡芯片 |
| 文件頁數(shù)： | 22/58頁 |
| 文件大?。?/td> | 603K |
| 代理商： | DM9601E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
DM9601
USB to Ethernet MAC Controller with Integrated 10/100 PHY
CE
0,RO
CRC Error
It is set to indicate that the received frame ends with a CRC error.
FOE
0,RO
FIFO Overflow Error
It is set to indicate that a FIFO Overflow error happens during the frame reception.
22
Final
Version: DM9601-DS-F01
June 22, 2002
1
0
10.8 Receive Overflow Counter Register ( 07H )
Bit
7
Name
RXFU
Default
0,R/C
Description
Receive Overflow Counter Overflow
This bit is set when the ROC has an overflow condition.
Receive Overflow Counter
This is a statistic counter, which indicates that the received packet count upon FIFO
overflow
6:0
ROC
0,R/C
10.9 Back Pressure Threshold Register (08H)
Bit
7:4
Name
BPHW
Default
3h, RW
Description
Back Pressure High Water Overflow Threshold
MAC will generate the jam pattern when RX SRAM free space is lower than this
threshold value
Default is 3K-byte free space. Please don’t exceed SRAM size (1 unit=1K bytes)
Jam Pattern Time Default is 200us
bit3 bit2 bit1 bit0 time
0 0 0 0 5us
0 0 0 1 10us
0 0 1 0 15us
0 0 1 1 25us
0 1 0 0 50us
0 1 0 1 100us
0 1 1 0 150us
0 1 1 1 200us
1 0 0 0 250us
1 0 0 1 300us
1 0 1 0 350us
1 0 1 1 400us
1 1 0 0 450us
1 1 0 1 500us
1 1 1 0 550us
1 1 1 1 600us
3:0
JPT
7h, RW
10.10 Flow Control Threshold Register ( 09H )
Bit
7:4
Name
HWOT
Default
3h, RW
Description
RX FIFO High Water Overflow Threshold
Send a pause packet with pause_time=FFFFH when the RX RAM free space is
less than this value., If this value is zero, its meaning is no free RX SARM space.
Default is 3K-byte free space. Please don’t exceed SRAM size.
(1 unit=1K bytes)
RX FIFO Low Water Overflow Threshold
Send a pause packet with pause_time=0000 when RX SARM free space is larger
than this value. This pause packet is enabled after high water pause packet is
transmitted. Default SRAM free space is 8K-byte. Please don’t exceed SRAM size.
(1 unit=1K bytes)
3:0
LWOT
8h, RW
相關PDF資料 |
PDF描述 |
|---|---|
| DM9602 | Dual Retriggerable, Resettable One Shots |
| DM9602N | Dual Retriggerable, Resettable One Shots |
| DM96L02 | Dual Retriggerable Resettable Monostable Multivibrator |
| DM96L02N | Dual Retriggerable Resettable Monostable Multivibrator |
| DM9701F | Gigabit Ethernet PHY Transceiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DM9601J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot |
| DM9601N | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DM9601W | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot |
| DM9601W/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DM9602 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Retriggerable, Resettable One Shots |
發(fā)布緊急采購，3分鐘左右您將得到回復。