- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376804 > DM9601E (Electronic Theatre Controls, Inc.) USB Ethernet MAC Controller with Intergrated 10/100 PHY PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9601E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | USB Ethernet MAC Controller with Intergrated 10/100 PHY |
| 中文描述： | USB以太網(wǎng)MAC控制器與集成10/100網(wǎng)卡芯片 |
| 文件頁數(shù)： | 7/58頁 |
| 文件大?。?/td> | 603K |
| 代理商： | DM9601E |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
DM9601
USB to Ethernet MAC Controller with Integrated 10/100 PHY
Final
Version: DM9601-DS-F01
June 22, 2002
7
5.4 Clock Interface
21
X2_25M
I/O
Crystal 25MHz Out
22
X1_25M
I/O
Crystal 25MHz In
59
CLK20MO
I/O
20Mhz Clock Output
5.5 LED Interface
60
SPEED100#
O
Speed LED
It’s low output indicates that the internal PHY is operated in 100M speed,
or it is floating for the 10M mode of the internal PHY.
Full-duplex LED
In LED mode 1, It’s low output indicates that the internal PHY is operated
in full-duplex mode, or it is floating for the half-duplex mode of the
internal PHY.
In LED mode 0, It’s low output indicates that the internal PHY is operated
in 10M mode, or it is floating for the 100M mode of the internal PHY.
Link LED
In LED mode 1, it is the combined LED of link and carrier sense signal of
the internal PHY.
In LED mode 0, it is the LED of the carrier sense signal of the internal
PHY only.
61
DUP#
O
62
LINK&ACT#
O
5.6 10/100 PHY/Fiber
24
SD
I
Fiber-optic Signal Detect
PECL signal indicates whether or not the fiber-optic receives pair is
receiving valid levels.
Bandgap Ground.
25
AGND
26
BGRES
I/O
Bandgap Pin.
27
AVDD
Bandgap and Guard Ring Power
28
AVDD
RX Power
29
RX+
I
TP RX Input
30
RX-
I
TP RX Input
31
AGND
RX Ground
32
AGND
TX Ground
33
TXO+
O
TP TX Output
34
TXO-
O
TP TX Output
35
AVDD
TX Power
5.7 Miscellaneous
16
MII MODE
I
Tie to DVDD if connects with Ethernet’s PHY through External MII.
Otherwise tie it to ground.
It Must be Ground
General I/O Ports
Registers GPCR and GPR can program these pins
The GPIO0 is an output mode with output data high at default to power
48
TEST5
I
68,69,70,
71,82,83,
84
GPIO0~6
I/O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9602 | Dual Retriggerable, Resettable One Shots |
| DM9602N | Dual Retriggerable, Resettable One Shots |
| DM96L02 | Dual Retriggerable Resettable Monostable Multivibrator |
| DM96L02N | Dual Retriggerable Resettable Monostable Multivibrator |
| DM9701F | Gigabit Ethernet PHY Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9601J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot |
| DM9601N | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DM9601W | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot |
| DM9601W/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DM9602 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Retriggerable, Resettable One Shots |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。