參數(shù)資料
型號(hào): DM9601E
廠商: Electronic Theatre Controls, Inc.
英文描述: USB Ethernet MAC Controller with Intergrated 10/100 PHY
中文描述: USB以太網(wǎng)MAC控制器與集成10/100網(wǎng)卡芯片
文件頁(yè)數(shù): 30/58頁(yè)
文件大?。?/td> 603K
代理商: DM9601E
DM9601
USB to Ethernet MAC Controller with Integrated 10/100 PHY
Duplex Mode
1 = Full duplex operation. Duplex selection is allowed when Auto-
negotiation is disabled (bit 12 of this register is cleared). With auto-
negotiation enabled, this bit reflects the duplex capability selected by
auto-negotiation
0 = Normal operation
Collision Test
1 = Collision test enabled. When set, this bit will cause the COL
signal to be asserted in response to the assertion of TX_EN
0 = Normal operation
Reserved
Write as 0, ignore on read
30
Final
Version: DM9601-DS-F01
June 22, 2002
0.8
Duplex mode
1,RW
0.7
Collision test
0,RW
0.6-0.0
RESERVED
0,RO
11.2 Basic Mode Status Register (BMSR) - 01
Bit
Bit Name
Default
Description
1.15
100BASE-T4
0,RO/P
100BASE-T4 Capable
1 = Able to perform in 100BASE-T4 mode
0 = Not able to perform in 100BASE-T4 mode
100BASE-TX Full Duplex Capable
1 = Able to perform 100BASE-TX in full duplex mode
0 = Not able to perform 100BASE-TX in full duplex mode
100BASE-TX Half Duplex Capable
1 = Able to perform 100BASE-TX in half duplex mode
0 = Not able to perform 100BASE-TX in half duplex mode
10BASE-T Full Duplex Capable
1 = Able to perform 10BASE-T in full duplex mode
0 = Not able to perform 10BASE-TX in full duplex mode
10BASE-T Half Duplex Capable
1 = Able to perform 10BASE-T in half duplex mode
0 = Not able to perform 10BASE-T in half duplex mode
Reserved
Write as 0, ignore on read
MII Frame Preamble Suppression
1 = PHY will accept management frames with preamble suppressed
0 = PHY will not accept management frames with preamble
suppressed
Auto-negotiation Complete
1 = Auto-negotiation process completed
0 = Auto-negotiation process not completed
Remote Fault
1 = Remote fault condition detected (cleared on read or by a chip
reset). Fault criteria and detection method is PHY implementation
specific. This bit will set after the RF bit in the ANLPAR (bit 13,
register address 05) is set
0 = No remote fault condition detected
Auto Configuration Ability
1 = Able to perform auto-negotiation
0 = Not able to perform auto-negotiation
Link Status
1 = Valid link is established (for either 10Mbps or 100Mbps
operation)
1.14
100BASE-TX
full duplex
1,RO/P
1.13
100BASE-TX
half duplex
1,RO/P
1.12
10BASE-T
full duplex
1,RO/P
1.11
10BASE-T
half duplex
1,RO/P
1.10-1.7
RESERVED
0,RO
1.6
MF preamble
suppression
0,RO
1.5
Auto-
negotiation
Complete
0,RO
1.4
Remote fault
0,RO/LH
1.3
Auto-
negotiation
ability
1,RO/P
1.2
Link status
0,RO/LL
相關(guān)PDF資料
PDF描述
DM9602 Dual Retriggerable, Resettable One Shots
DM9602N Dual Retriggerable, Resettable One Shots
DM96L02 Dual Retriggerable Resettable Monostable Multivibrator
DM96L02N Dual Retriggerable Resettable Monostable Multivibrator
DM9701F Gigabit Ethernet PHY Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9601J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot
DM9601N 制造商:Rochester Electronics LLC 功能描述:- Bulk
DM9601W 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot
DM9601W/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
DM9602 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Retriggerable, Resettable One Shots