參數(shù)資料
型號(hào)： DM9601E
廠商： Electronic Theatre Controls, Inc.
英文描述： USB Ethernet MAC Controller with Intergrated 10/100 PHY
中文描述： USB以太網(wǎng)MAC控制器與集成10/100網(wǎng)卡芯片
文件頁(yè)數(shù)： 29/58頁(yè)
文件大小： 603K
代理商： DM9601E
DM9601
USB to Ethernet MAC Controller with Integrated 10/100 PHYsceiver
Preliminary
Version: DM9601-DS-P01
April 24, 2001
29
11.1 Basic Mode Control Register (BMCR) - 00
Bit
Bit Name
Default
Description
0.15
Reset
0, RW/SC
Reset
1=Software reset
0=Normal operation
This bit sets the status and controls the PHY registers to their default
states. This bit, which is self-clearing, will keep returning a value of
one until the reset process is completed
Loopback
Loopback control register
1 = Loop-back enabled
0 = Normal operation
When in 100Mbps operation mode, setting this bit may cause the
descrambler to lose synchronization and produce a 720ms "dead
time" before any valid data appear at the MII receive outputs
Speed select
1 = 100Mbps
0 = 10Mbps
Link speed may be selected either by this bit or by auto-negotiation.
When auto-negotiation is enabled and bit 12 is set, this bit will return
auto-negotiation selected media type
Auto-negotiation Enable
1 = Auto-negotiation is enabled, bit 8 and 13 will be in auto-
negotiation status
Power Down
While in the power-down state, the PHY should respond to
management transactions. During the transition to power-down state
and while in the power-down state, the PHY should not generate
spurious signals on the MII.
1=Power down
0=Normal operation
Isolate
1 = Isolates the PHY from the MII with the exception of the serial
management. (When this bit is asserted, the PHY does not respond
to the TXD[0:3], TX_EN, and TX_ER inputs, and it shall present a
high impedance on its TX_CLK, RX_CLK, RX_DV, RX_ER, RX[0:3],
COL and CRS outputs. When PHY is isolated from the MII it shall
respond to the management transactions)
0 = Normal operation
Restart Auto-negotiation
1 = Restart auto-negotiation. Re-initiates the auto-negotiation
process. When auto-negotiation is disabled (bit 12 of this register
cleared), this bit has no function and it should be cleared. This bit is
self-clearing and it will keep returning a value of 1 until auto-
negotiation is initiated by the PHY. The operation of the auto-
negotiation process will not be affected by the management entity
that clears this bit
0 = Normal operation
0.14
Loopback
0, RW
0.13
Speed selection
1, RW
0.12
Auto-
negotiation
enable
1, RW
0.11
Power down
0, RW
0.10
Isolate
0,RW
0.9
Restart auto-
negotiation
0,RW/SC
相關(guān)PDF資料
PDF描述
DM9602 Dual Retriggerable, Resettable One Shots
DM9602N Dual Retriggerable, Resettable One Shots
DM96L02 Dual Retriggerable Resettable Monostable Multivibrator
DM96L02N Dual Retriggerable Resettable Monostable Multivibrator
DM9701F Gigabit Ethernet PHY Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9601J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot
DM9601N 制造商:Rochester Electronics LLC 功能描述:- Bulk
DM9601W 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Retriggerable One Shot
DM9601W/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
DM9602 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Retriggerable, Resettable One Shots
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*