- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1914 > DS2154LNA2+ (Maxim Integrated Products)IC TXRX E1 5V 100-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2154LNA2+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 78/124頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX E1 5V 100-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類(lèi)型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | E1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers
57 of 124
Each Receive Signaling Register (RS1 to RS16) reports the incoming signaling from two time slots. The
bits in the Receive Signaling Registers are updated on multiframe boundaries so the user can utilize the
Receive Multiframe Interrupt in the Receive Status Register 2 (SR2.7) to know when to retrieve the
signaling bits. The user has a full 2ms to retrieve the signaling bits before the data is lost. The RS
registers are updated under all conditions. Their validity should be qualified by checking for
synchronization at the CAS level. In CCS signaling mode, RS1 to RS16 can also be used to extract
signaling information. Via the SR2.7 bit, the user will be informed when the signaling registers have been
loaded with data. The user has 2ms to retrieve the data before it is lost. The signaling data reported in
RS1 to RS16 is also available at the RSIG and RSER pins.
A change in the signaling bits from one multiframe to the next causes the RSA1 (SR1.7) and RSA0
(SR1.5) status bits to be set at the same time. The user can enable the
INT pin to toggle low upon
detection of a change in signaling by setting either the IMR1.7 or IMR1.5 bit. Once a signaling change
has been detected, the user has at least 1.75ms to read the data out of the RS1 to RS16 registers before the
data is lost.
TS1 TO TS16: TRANSMIT SIGNALING REGISTERS (Address = 40 to 4F Hex)
(MSB)
(LSB)
0
X
Y
X
TS1 (40)
A(1)
B(1)
C(1)
D(1)
A(16)
B(16)
C(16)
D(16)
TS2 (41)
A(2)
B(2)
C(2)
D(2)
A(17)
B(17)
C(17)
D(17)
TS3 (42)
A(3)
B(3)
C(3)
D(3)
A(18)
B(18)
C(18)
D(18)
TS4 (43)
A(4)
B(4)
C(4)
D(4)
A(19)
B(19)
C(19)
D(19)
TS5 (44)
A(5)
B(5)
C(5)
D(5)
A(20)
B(20)
C(20)
D(20)
TS6 (45)
A(6)
B(6)
C(6)
D(6)
A(21)
B(21)
C(21)
D(21)
TS7 (46)
A(7)
B(7)
B(22)
TS8 (47)
A(8)
B(8)
C(8)
D(8)
A(23)
B(23)
C(23)
D(23)
TS9 (48)
A(9)
B(9)
C(9)
D(9)
A(24)
B(24)
C(24)
D(24)
TS10 (49)
A(10)
B(10)
C(10)
D(10)
A(25)
B(25)
C(25)
D(25)
TS11 (4A)
A(11)
B(11)
C(11)
D(11)
A(26)
B(26)
C(26)
D(26)
TS12 (4B)
A(12)
B(12)
C(12)
D(12)
A(27)
B(27)
C(27)
D(27)
TS13 (4C)
A(13)
B(13)
C(13)
D(13)
A(28)
B(28)
C(28)
D(28)
TS14 (4D)
A(14)
B(14)
C(14)
D(14)
A(29)
B(29)
C(29)
D(29)
TS15 (4E)
A(15)
B(15)
C(15)
D(15)
A(30)
B(30)
C(30)
D(30)
TS16 (4F)
SYMBOL
POSITION
NAME AND DESCRIPTION
X
TS1.0/1/3
Spare Bits
Y
TS1.2
Remote Alarm Bit (integrated and reported in SR1.6)
A(1)
TS2.7 1.
Signaling Bit A for Channel 1
D(30)
TS16.0
Signaling Bit D for Channel 30
Each Transmit Signaling Register (TS1 to TS16) contains the CAS bits for two time slots that will be
inserted into the outgoing stream if enabled to do so via TCR1.5. On multiframe boundaries, the framer
will load the values present in the Transmit Signaling Register into an outgoing signaling shift register
that is internal to the device. The user can utilize the Transmit Multiframe bit in Status Register 2 (SR2.5)
to know when to update the signaling bits. The bit will be set every 2ms, and the user has 2ms to update
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2154L | IC TXRX E1 1CHIP 5V ENH 100-LQFP |
| DS2155LN | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
| DS2156LN+ | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
| DS2172T/T&R | IC TESTER BIT ERROR RATE 32-TQFP |
| DS2174QN+ | IC BERT ENHANCED 44-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2154LNA2+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LND2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LND2+ | 制造商:Maxim Integrated Products 功能描述:ENHANCED E1 SCT LQFP REVD2 IND LF - Rail/Tube |
| DS2155 | 制造商:DALLAS 制造商全稱(chēng):Dallas Semiconductor 功能描述:T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface |
| DS2155_06 | 制造商:DALLAS 制造商全稱(chēng):Dallas Semiconductor 功能描述:T1/E1/J1 Single-Chip Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。