
EDD51321CBH
Preliminary Data Sheet E1094E30 (Ver. 3.0)
6
DC Characteristics 2 (TA =
20
°
C to +85
°
C, VDD and VDDQ = 1.8V +0.15V/–0.1V, VSS and VSSQ = 0V)
Parameter
Symbol
min.
max.
Unit
Test condition
Notes
Input leakage current
ILI
–2.0
2.0
μA
0
≤
VIN
≤
VDDQ
0
≤
VOUT
≤
VDDQ,
DQ = disable
IOH =
0.1mA
Output leakage current
ILO
–1.5
1.5
μA
Output high voltage
VOH
0.9
×
VDDQ
—
V
Output low voltage
VOL
—
0.1
×
VDDQ
V
IOL = 0.1 mA
Pin Capacitance (TA = +25°C, VDD and VDDQ = 1.8V +0.15V/–0.1V)
Parameter
Symbol
Pins
min.
typ.
max.
Unit
Notes
Input capacitance
CI1
CK, /CK
2.0
—
4.5
pF
1
CI2
All other input-only pins
2.0
—
4.5
pF
1
Delta input capacitance
Cdi1
CK, /CK
—
—
0.25
pF
1
Cdi2
All other input-only pins
—
—
0.5
pF
1
Data input/output capacitance
CI/O
DQ, DM, DQS
3.5
—
6.0
pF
1, 2,
Delta input/output capacitance
Notes: 1. These parameters are measured on conditions: f = 100MHz, VOUT = VDDQ/2,
Δ
VOUT = 0.2V,
TA = +25
°
C.
2. DOUT circuits are disabled.
Cdio
DQ, DM, DQS
—
—
0.5
pF
1
AC Characteristics
(TA =
20
°
C to +85
°
C, VDD and VDDQ = 1.8V +0.15V/–0.1V, VSS and VSSQ = 0V)
-6C
-7E
Parameter
Symbol
min.
max.
min.
max.
Unit
Notes
Clock cycle time
tCK
6.0
—
7.5
—
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
0.45
0.55
0.45
0.55
tCK
CK half period
tHP
min. ( tCH, tCL) —
min. ( tCH, tCL) —
tCK
DQ output access time from CK, /CK tAC
2.0
5.0
2.0
6.0
ns
2, 8
DQS-in cycle time
tDSC
0.9
1.1
0.9
1.1
tCK
DQS output access time from CK,
/CK
DQ-out high-impedance time from
CK, /CK
DQ-out low-impedance time from CK,
/CK
tDQSCK
2.0
5.0
2.0
6.0
ns
2, 8
tHZ
—
5.5
—
6.0
ns
5, 8
tLZ
1.0
—
1.0
—
ns
6, 8
DQS to DQ skew
tDQSQ
—
0.5
—
0.6
ns
3
DQ/DQS output hold time from DQS tQH
tHP
tQHS
—
tHP
tQHS
—
ns
4
Data hold skew factor
tQHS
—
0.65
—
0.75
ns
DQ and DM input setup time
tDS
0.6
—
0.8
—
ns
3
DQ and DM input hold time
tDH
0.6
—
0.8
—
ns
3
DQ and DM input pulse width
tDIPW
1.75
—
1.75
—
ns
Read preamble
tRPRE
0.9
1.1
0.9
1.1
tCK
Read postamble
tRPST
0.4
0.6
0.4
0.6
tCK
Write preamble setup time
tWPRES
0
—
0
—
ns
Write preamble
tWPRE
0.25
—
0.25
—
tCK