參數(shù)資料
型號(hào)： Embedded Pentium 266
廠商： Intel Corp.
英文描述： Low-Power Embedded Pentium Processor with MMX Technology(低能量嵌入式帶MMX技術(shù)奔騰處理器)
中文描述： 低功耗嵌入式處理器奔騰MMX技術(shù)（低能量嵌入式帶MMX公司的技術(shù)奔騰處理器）
文件頁(yè)數(shù)： 26/62頁(yè)
文件大?。?/td> 1130K
代理商： EMBEDDED PENTIUM 266
Low-Power Embedded Pentium
Processor with MMX Technology
26
Advance Information Datasheet
IGNNE#
I
This is the
ignore numeric error
input. This pin has no effect when the NE bit in
CR0 is set to 1. When the CR0.NE bit is 0, and the IGNNE# pin is asserted, the
processor will ignore any pending unmasked numeric exception and continue
executing floating-point instructions for the entire duration that this pin is asserted.
When the CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric
exception exists (SW.ES = 1), and the floating-point instruction is one of FINIT,
FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the
processor will execute the instruction in spite of the pending exception. When the
CR0.NE bit is 0, IGNNE# is not asserted, a pending unmasked numeric exception
exists (SW.ES = 1), and the floating-point instruction is one other than FINIT,
FCLEX, FSTENV, FSAVE, FSTSW, FSTCW, FENI, FDISI, or FSETPM, the
processor will stop execution and wait for an external interrupt.
INIT
I
The processor
initialization
input pin forces the processor to begin execution in a
known state. The processor state after INIT is the same as the state after RESET
except that the internal caches, write buffers, and floating-point registers retain the
values they had prior to INIT. INIT may NOT be used in lieu of RESET after power
up.
If INIT is sampled high when RESET transitions from high to low, the processor will
perform built-in self test prior to the start of program execution.
INTR
I
An active
maskable interrupt
input indicates that an external interrupt has been
generated. If the IF bit in the EFLAGS register is set, the processor will generate
two locked interrupt acknowledge bus cycles and vector to an interrupt handler after
the current instruction execution is completed. INTR must remain active until the
first interrupt acknowledge cycle is generated to assure that the interrupt is
recognized.
INV
I
The
invalidation
input determines the final cache line state (S or I) in case of an
inquire cycle hit. It is sampled together with the address for the inquire cycle in the
clock EADS# is sampled active.
KEN#
I
The
cache enable
pin is used to determine whether the current cycle is cacheable
or not and is consequently used to determine cycle length. When the processor
generates a cycle that can be cached (CACHE# asserted) and KEN# is active, the
cycle will be transformed into a burst line fill cycle.
LOCK#
O
The
bus lock
pin indicates that the current bus cycle is locked. The processor will
not allow a bus hold when LOCK# is asserted (but AHOLD and BOFF# are
allowed). LOCK# goes active in the first clock of the first locked bus cycle and goes
inactive after the BRDY# is returned for the last locked bus cycle. LOCK# is
guaranteed to be de-asserted for at least one clock between back-to-back locked
cycles.
M/IO#
O
The
memory/input-output
is one of the primary bus cycle definition pins. It is
driven valid in the same clock as the ADS# signal is asserted. M/IO# distinguishes
between memory and I/O cycles.
NA#
I
An active
next address
input indicates that the external memory system is ready to
accept a new bus cycle although all data transfers for the current cycle have not yet
completed. The processor will issue ADS# for a pending cycle two clocks after NA#
is asserted. The processor supports up to two outstanding bus cycles.
NMI
I
The
non-maskable interrupt
request signal indicates that an external non-
maskable interrupt has been generated.
PCD
O
The
page cache disable
pin reflects the state of the PCD bit in CR3; Page
Directory Entry or Page Table Entry. The purpose of PCD is to provide an external
cacheability indication on a page-by-page basis.
PCHK#
O
The
parity check
output indicates the result of a parity check on a data read. It is
driven with parity status two clocks after BRDY# is returned. PCHK# remains low
one clock for each clock in which a parity error was detected. Parity is checked only
for the bytes on which valid data is returned.
Table 6. Quick Pin Reference (Sheet 4 of 6)
Symbol
Type
Name and Function
相關(guān)PDF資料
PDF描述
EMBMOD133 Intel Embedded Processor Module(英特爾嵌入式微處理器模塊)
EMBMOD166 Intel Embedded Processor Module()
EMC2DXV5T1 Dual Common Base-Collector Bias Resistor Transistors
EMC2DXV5T5 Dual Common Base-Collector Bias Resistor Transistors
EMC5DXV5T1 Dual Common Base-Collector Bias Resistor Transistors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EMBER ZIGBEE DEV KIT W/PCWH 制造商:Custom Computer Services (CCS) 功能描述:KIT DEV EMBER ZIGBEE W/PCWH
EMB-ET850-22 制造商:IBase Technology (USA) Inc. 功能描述:ET850 COM-E AMD N54L (2.2G) V/L - Bulk
EM-BFG11905-NJ 功能描述:900MHZ FIBERGLASS BASESTATION AN 制造商:nearson inc. 系列:- 包裝:散裝 零件狀態(tài):在售 頻率組:UHF（300 MHz ~ 1 GHz） 頻率（中心/帶）:915MHz 頻率范圍:902MHz ~ 928MHz 天線類型:鞭狀，直形 頻帶數(shù):1 VSWR:1.5 回波損耗:- 增益:5dBi 功率 - 最大值:100W 特性:- 端接:連接器，N 母型 侵入防護(hù):IP66 安裝類型:連接器安裝 高度（最大值）:20.669"（525.00mm） 應(yīng)用:- 標(biāo)準(zhǔn)包裝:1
EMB-FTP-T-TM4C129-21P 制造商:InterNiche Technologies 功能描述:EMBFTP (SERVER) - Virtual or Non-Physical Inventory (Software & Literature)
EMBFTP-T-TM4C129-21P 制造商:InterNiche Technologies 功能描述:EMBTCP - Virtual or Non-Physical Inventory (Software & Literature)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*