參數(shù)資料
型號(hào): EP9315-IBZ
廠商: Cirrus Logic Inc
文件頁數(shù): 57/106頁
文件大?。?/td> 0K
描述: IC ARM9 SOC ENH UNIV 352PBGA
標(biāo)準(zhǔn)包裝: 40
系列: EP9
核心處理器: ARM9
芯體尺寸: 16/32-位
速度: 200MHz
連通性: EBI/EMI,EIDE,以太網(wǎng),I²C,IrDA,鍵盤/觸摸屏,PCMCIA,SPI,UART/USART,USB
外圍設(shè)備: AC'97,DMA,I²S,LCD,LED,MaverickKey,POR,PWM,WDT
輸入/輸出數(shù): 16
程序存儲(chǔ)器類型: ROMless
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 1.65 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 352-BGA
包裝: 托盤
配用: 598-1144-ND - KIT DEVELOPMENT EP9315 ARM9
其它名稱: 598-1263
2-16
DS785UM1
Copyright 2007 Cirrus Logic
ARM920T Core and Advanced High-Speed Bus (AHB)
EP93xx User’s Guide
2
2.3.5 Memory Map
The memory map for Synchronous Memory Boot and Asynchronous Memory Boot is shown
If internal Boot Mode is selected and the register BootModeClr has been written, the address
range 0x0000_0000 -> 0x0000_FFFF is occupied by the internal Boot ROM until the internal
Boot Code is completed. After boot completion, either Synchronous or Asynchronous
memory is re-mapped to occupy this address space.
NOTE: Some memory locations are listed as Reserved. These memory locations should not
be used. Reading from these memory locations will yield invalid data. Writing to these
memory locations may cause unpredictable results.
11,12,14
Reserved
13
FCSE PID Register:
(Read/Write) ARM9TDMI core addresses ranging from 0 to 32MB are
translated by this register to A + FCSE*32MB and then sent to the MMU. If turned off,
straight addresses are sent to the MMU.
15
Test Register Only:
Reads or writes will cause unpredictable behavior.
Table 2-7. Global Memory Map for the Two Boot Modes
Address Range
Sync Memory Boot
Async Memory Boot
ASD0 Pin = 1
ASD0 Pin = 0
0xF000_0000 - 0xFFFF_FFFF
Async memory (nCS0)
Sync memory (nSDCE3)
0xE000_0000 - 0xEFFF_FFFF
Sync memory (nSDCE2)
0xD000_0000 - 0xDFFF_FFFF
Sync memory (nSDCE1)
0xC000_0000 - 0xCFFF_FFFF
Sync memory (nSDCE0)
0x9000_0000 - 0xBFFF_FFFF
Not Used
0x8080_0000 - 0x8FFF_FFFF
APB mapped registers
0x8010_0000 - 0x807F_FFFF
Reserved
0x8000_0000 - 0x800F_FFFF
AHB mapped registers
0x7000_0000 - 0x7FFF_FFFF
Async memory (nCS7)
0x6000_0000 - 0x6FFF_FFFF
Async memory (nCS6)
0x5000_0000 - 0x5FFF_FFFF
Reserved
0x4000_0000 - 0x4FFF_FFFF
PCMCIA (Slot 0)
0x3000_0000 - 0x3FFF_FFFF
Async memory (nCS3)
0x2000_0000 - 0x2FFF_FFFF
Async memory (nCS2)
0x1000_0000 - 0x1FFF_FFFF
Async memory (nCS1)
0x0001_0000 - 0x0FFF_FFFF
Sync memory (nSDCE3)
Async memory (nCS0)
0x0000_0000 - 0x0000_FFFF
Sync memory (nSDCE3)
or
Internal Boot ROM
if INTBOOT is selected
Async memory (nCS0)
or
Internal Boot ROM
if INTBOOT is selected
Table 2-6. CP15 ARM920T Register Description (Continued)
Register
Description
相關(guān)PDF資料
PDF描述
EP9315-IB IC ARM920T MCU 200MHZ 352-PBGA
EPC1064LI20 IC CONFIG DEVICE 65KBIT 20-PLCC
EPC16UC88AA IC CONFIG DEVICE 16MBIT 88-UBGA
EPCS16SI16N IC CONFIG DEVICE 16MBIT 16-SOIC
EPF10K10AQI208-3 IC FLEX 10KA FPGA 10K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9316 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9317 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9318 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9319 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9320 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines