- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16522 > EVAL-ADAU1381Z (Analog Devices Inc)BOARD EVALUATION FOR ADAU1381 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1381Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADAU1381 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADAU1381 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADAU1381BCBZ-RL7DKR-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCBZ-RL7CT-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCBZ-RL-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCPZ-RL7-ND - IC AUDIO CODEC STEREO LN 32LFCSP ADAU1381BCPZ-RL-ND - IC AUDIO CODEC STEREO LN 32LFCSP ADAU1381BCBZ-RL7TR-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCPZ-ND - IC AUDIO CODEC STEREO LN 32LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
ADAU1381
Rev. B | Page 26 of 84
CLOCK GENERATION AND MANAGEMENT
The ADAU1381 uses a flexible clocking scheme that enables the
use of many different input clock rates. The PLL can be bypassed
or used, resulting in two different approaches to clock manage-
ment. For more information about clocking schemes, PLL
configuration, and sampling rates, see the Clocking and
Sampling Rates section.
Case 1: PLL Is Bypassed
If the PLL is bypassed, the core clock is derived directly from
the master clock (MCLK) input. The rate of this clock must be
set properly in Register 16384 (0x4000), clock control, Bits[2:1],
input master clock frequency. When the PLL is bypassed,
supported external clock rates are 256 × fS, 512 × fS, 768 × fS,
and 1024 × fS, where fS is the base sampling rate. The core clock
of the chip is off until Register 16384 (0x4000), clock control,
Bit 0, core clock enable, is set to 1.
Case 2: PLL Is Used
The core clock to the entire chip is off during the PLL lock
acquisition period. The user can poll the lock bit to determine
when the PLL has locked. After lock is acquired, the ADAU1381
can be started by setting Register 16384 (0x4000), clock control,
Bit 0, core clock enable, to 1.This bit enables the core clock to all
the internal functional blocks of the ADAU1381.
PLL Lock Acquisition
During the lock acquisition period, only Register 16384 (0x4000),
clock control, and Register 16386 (0x4002), PLL control, are
accessible through the control port. Reading from or writing to
any other address is prohibited until Register 16384 (0x4000),
clock control, Bit 0, core clock enable, and Register 16386 (0x4002),
PLL control, Bit 1, PLL lock, are set to 1.
Register 16386 (0x4002), PLL control, is a 48-bit register for which
all bits must be written with a single continuous write to the
control port.
The PLL lock time is dependent on the MCLK rate. Typical lock
times are provided in Table 11.
Table 11. PLL Lock Time
PLL Mode
MCLK Frequency
Lock Time (Typical)
Fractional
12 MHz
3.0 ms
Integer
12.288 MHz
2.96 ms
Fractional
13 MHz
2.4 ms
Fractional
14.4 MHz
2.4 ms
Fractional
19.2 MHz
2.98 ms
Fractional
19.68 MHz
2.98 ms
Fractional
19.8 MHz
2.98 ms
ENABLING DIGITAL POWER TO FUNCTIONAL
SUBSYSTEMS
To power subsystems in the device, they must be enabled using
Register 16512 (0x4080), Digital Power-Down 0, and Register
16513 (0x4081), Digital Power-Down 1. The exact settings depend
on the application. However, to proceed with the initialization
sequence and access the RAMs and registers of the ADAU1381,
Register 16512 (0x4080), Digital Power-Down 0, Bit 6, memory
controller, and Bit 0, sound engine, must be enabled.
SETTING UP THE SOUND ENGINE
After the PLL has locked, the ADAU1381 is in an operational
state, and the control port can be used to configure the sound
engine. For more information, see the Sound Engine section.
POWER REDUCTION MODES
Sections of the ADAU1381 chip can be turned on and off as
needed to reduce power consumption. These include the ADCs,
the DACs, and the PLL.
In addition, some functions can be set in the registers to operate
in power saving, normal, or enhanced performance operation.
See the respective portions of the General-Purpose Input/Outputs
section for more information.
Each digital filter of the ADCs and DACs can be set to a 64× or
128× (default) oversampling ratio. Setting the oversampling ratio
to 64× lowers power consumption with a minimal impact on
performance. See the Typical Performance Characteristics section
and the Typical Power Management Measurements section for
specifications and graphs of the filters.
Detailed information regarding individual power reduction control
registers can be found in the Control Register Map section of this
document.
Power-Down Pin (PDN)
The power-down pin provides a simple hardware-based
method for initiating low power mode without requiring access
via the control port. When the PDN pin is lowered to the same
potential as ground, the internal digital regulator is disabled
and the device ceases to function, with power consumption
dropping to a very low level. The common-mode voltage sinks,
and all internal memories and registers lose their contents.
When the PDN pin is raised back to the same potential as
AVDD1, the device reinitializes in its default state, as described
in the
section.
POWER-DOWN SEQUENCE
When powering down the device, the IOVDD, AVDD1, and
AVDD2 supplies should be disabled at the same time, if possible,
but only after the analog and speaker outputs have been muted. If
the supplies cannot be disabled simultaneously, the preferred
sequence is IOVDD first, AVDD2 second, and AVDD1 last.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16V2751IM-0B-EB | EVAL BOARD FOR V2751 48TQFP |
| LBR2518T100M | INDUCTOR WOUND 10UH 235MA 1007 |
| VE-JVX-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
| A3CCH-2418G | IDC CABLE - AKC24H/AE24G/AKC24H |
| BA6238A | IC DRIVER REV MOTOR 2CH HSIP10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1401AEBZ | 功能描述:BOARD EVAL FOR ADAU1401A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1401EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| EVAL-ADAU1401EBZ | 功能描述:BOARD EVAL FOR ADAU1401 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1401-EBZ | 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
| EVAL-ADAU1442EBZ | 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。