參數(shù)資料
型號(hào): EVAL-ADAU1381Z
廠商: Analog Devices Inc
文件頁(yè)數(shù): 60/84頁(yè)
文件大小: 0K
描述: BOARD EVALUATION FOR ADAU1381
標(biāo)準(zhǔn)包裝: 1
主要目的: 音頻編解碼器
嵌入式:
已用 IC / 零件: ADAU1381
已供物品:
相關(guān)產(chǎn)品: ADAU1381BCBZ-RL7DKR-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCBZ-RL7CT-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCBZ-RL-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCPZ-RL7-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381BCPZ-RL-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381BCBZ-RL7TR-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCPZ-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381
Rev. B | Page 63 of 84
PLAYBACK PATH CONFIGURATION
Register 16412 (0x401C), Playback Mixer Left Control
Bit 5, Left DAC Mute
This bit mutes the left DAC output. It does not have any slew
and is updated immediately when the register write has been
completed. This results in an abrupt cutoff of the audio output
and should therefore be preceded by a soft mute in the sound
engine or a slew mute using the DAC attenuator.
Bits[4:1], Left Playback Beep Gain
These bits set the gain of the beep signal in the left playback
path. If the zero-crossing detector is activated, the change in
gain is applied on the next detected zero crossing or when the
timeout period expires, whichever comes first. The gain control
is in 3 dB increments and should not be incremented more than
3 dB at a time in order to avoid audible artifacts on the output.
Register 16414 (0x401E), Playback Mixer Right Control
Bit 6, Right DAC Mute
This bit mutes the right DAC output. It does not have any slew
and is updated immediately when the register write has been
completed. This results in an abrupt cutoff of the audio output
and should therefore be preceded by a soft mute in the sound
engine or a slew mute using the DAC attenuator.
Bits[4:1], Right Playback Beep Gain
These bits set the gain of the beep signal in the right playback
path. If the zero-crossing detector is activated, the change in
gain is applied on the next detected zero crossing or when the
timeout period expires, whichever comes first. The gain control
is in 3 dB increments and should not be incremented more than
3 dB at a time in order to avoid audible artifacts on the output.
Table 47. Playback Mixer Left Control Register
Bits
Description
Default
[7:6]
Reserved
5
Left DAC mute
0
0: muted
1: unmuted
[4:1]
Left playback beep gain
0000
0000: muted
0001: 15 dB
0010: 12 dB
0011: 9 dB
0100: 6 dB
0101: 3 dB
0110: 0 dB
0111: +3 dB
1000: +6 dB
0
Reserved
Table 48. Playback Mixer Right Control Register
Bits
Description
Default
7
Reserved
6
Right DAC mute
0
0: muted
1: unmuted
5
Reserved
[4:1]
Right playback beep gain
0000
0000: muted
0001: 15 dB
...
1000: +6 dB
0
Reserved
相關(guān)PDF資料
PDF描述
XR16V2751IM-0B-EB EVAL BOARD FOR V2751 48TQFP
LBR2518T100M INDUCTOR WOUND 10UH 235MA 1007
VE-JVX-EZ-S CONVERTER MOD DC/DC 5.2V 25W
A3CCH-2418G IDC CABLE - AKC24H/AE24G/AKC24H
BA6238A IC DRIVER REV MOTOR 2CH HSIP10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1401AEBZ 功能描述:BOARD EVAL FOR ADAU1401A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1401EB 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
EVAL-ADAU1401EBZ 功能描述:BOARD EVAL FOR ADAU1401 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1401-EBZ 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
EVAL-ADAU1442EBZ 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板