參數(shù)資料
型號(hào): EVAL-ADAU1381Z
廠商: Analog Devices Inc
文件頁數(shù): 75/84頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADAU1381
標(biāo)準(zhǔn)包裝: 1
主要目的: 音頻編解碼器
嵌入式:
已用 IC / 零件: ADAU1381
已供物品:
相關(guān)產(chǎn)品: ADAU1381BCBZ-RL7DKR-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCBZ-RL7CT-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCBZ-RL-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCPZ-RL7-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381BCPZ-RL-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381BCBZ-RL7TR-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCPZ-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381
Rev. B | Page 77 of 84
DIGITAL SUBSYSTEM CONFIGURATION
Register 16512 (0x4080), Digital Power-Down 0
Bit 7, ADC Engine
Setting this bit to 0 disables the ADCs and the digital micro-
phone inputs.
Bit 6, Memory Controller
Setting this bit to 0 disables all memory access, which disables
the sound engine, ADCs, and DACs, as well as prohibits memory
access via the control port.
Bit 5, Clock Domain Transfer
Setting this bit to 0—in conjunction with Bit 4, serial ports—
disables the serial ports.
Bit 4, Serial Ports
Setting this bit to 0—in conjunction with Bit 5, clock domain
transfer—disables the serial ports.
Bit 3, Serial Output Routing
Setting this bit to 0 disables the routing paths for the record signal
path, which goes from the sound engine to the serial port output.
Bit 2, Serial Input Routing
Setting this bit to 0 disables the routing paths for the play-
back signal path, which goes from the serial input ports to the
sound engine.
Bit 1, Serial Port, ADC, DAC, and Frame Pulse Clock
Generator
Setting this bit to 0 disables the internal clock generator, which
generates all master clocks for the serial ports, sound engine,
ADCs, and DACs. This bit must be enabled if audio is being
passed through the ADAU1381.
Bit 0, Sound Engine
Setting this bit to 0 disables the sound engine and makes the
memory inaccessible. This bit must be enabled in order to
process audio and change parameter values.
Table 65. Digital Power-Down 0 Register
Bit
Description
Default
7
ADC engine
0
0: disabled
1: enabled
6
Memory controller
0
0: disabled
1: enabled
5
Clock domain transfer (when using the serial ports)
0
0: disabled
1: enabled
4
Serial ports
0
0: disabled
1: enabled
3
Serial output routing
0
0: disabled
1: enabled
2
Serial input routing
0
0: disabled
1: enabled
1
Serial port, ADC, DAC, and frame pulse clock generator
0
0: disabled
1: enabled
0
Sound engine
0
0: disabled
1: enabled
相關(guān)PDF資料
PDF描述
XR16V2751IM-0B-EB EVAL BOARD FOR V2751 48TQFP
LBR2518T100M INDUCTOR WOUND 10UH 235MA 1007
VE-JVX-EZ-S CONVERTER MOD DC/DC 5.2V 25W
A3CCH-2418G IDC CABLE - AKC24H/AE24G/AKC24H
BA6238A IC DRIVER REV MOTOR 2CH HSIP10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1401AEBZ 功能描述:BOARD EVAL FOR ADAU1401A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1401EB 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
EVAL-ADAU1401EBZ 功能描述:BOARD EVAL FOR ADAU1401 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1401-EBZ 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
EVAL-ADAU1442EBZ 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板