By default, the ADAU1381 is in I2C mode, but c" />
參數(shù)資料
型號(hào): EVAL-ADAU1381Z
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/84頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADAU1381
標(biāo)準(zhǔn)包裝: 1
主要目的: 音頻編解碼器
嵌入式:
已用 IC / 零件: ADAU1381
已供物品:
相關(guān)產(chǎn)品: ADAU1381BCBZ-RL7DKR-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCBZ-RL7CT-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCBZ-RL-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCPZ-RL7-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381BCPZ-RL-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381BCBZ-RL7TR-ND - IC AUDIO CODEC STEREO LN 30WLCSP
ADAU1381BCPZ-ND - IC AUDIO CODEC STEREO LN 32LFCSP
ADAU1381
Rev. B | Page 36 of 84
SPI PORT
By default, the ADAU1381 is in I2C mode, but can be put into SPI
control mode by pulling CLATCH low three times. The SPI port
uses a 4-wire interface, consisting of CLATCH, CCLK, CDATA,
and COUT signals, and is always a slave port. The CLATCH signal
goes low at the beginning of a transaction and high at the end of
a transaction. The CCLK signal latches CDATA on a low-to-high
transition. COUT data is shifted out of the ADAU1381 on the
falling edge of CCLK and should be clocked into a receiving
device, such as a microcontroller, on the CCLK rising edge. The
CDATA signal carries the serial input data, and the COUT signal is
the serial output data. The COUT signal remains three-stated until
a read operation is requested. This allows other SPI-compatible
peripherals to share the same readback line. All SPI transactions
have the same basic format shown in
. A timing diagram
is shown in
. All data should be written MSB first. The
ADAU1381 can be taken out of SPI mode only by a full reset.
Chip Address R/W
The first byte of an SPI transaction includes the 7-bit chip address
and an R/W bit. The chip address is always 0x38. The LSB of
this first byte determines whether the SPI transaction is a read
(Logic 1) or a write (Logic 0).
Table 23. SPI Address Byte Format
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
0
R/W
Subaddress
The 12-bit subaddress word is decoded into a location in one of
the registers. This subaddress is the location of the appropriate
register. The MSBs of the subaddress are zero-padded to bring the
word to a full 2-byte length.
Data Bytes
The number of data bytes varies according to the register being
accessed. During a burst mode write, an initial subaddress is
written followed by a continuous sequence of data for consecutive
register locations. A sample timing diagram for a single-write
SPI operation to the parameter memory is shown in Figure 44.
A sample timing diagram of a single-read SPI operation is shown in
Figure 45. The COUT pin goes from three-state to being driven at
the beginning of Byte 3. In this example, Byte 0 to Byte 2 contain
the addresses and R/W bit, and subsequent bytes carry the data.
SPI Read/Write Clock Frequency (CCLK)
The SPI port of the ADAU1381 has asymmetrical read and
write clock frequencies. It is possible to write data into the
device at higher data rates than reading data out of the device.
More detailed information is available in the Digital Timing
MEMORY AND REGISTER ACCESS
Several conditions must be true to have full access to all memory
and registers via the control port:
The ADAU1381 must have finished its initialization,
including power-on reset, PLL lock, and self-boot.
The core clock must be enabled (Register 16384 (0x4000),
clock control, Bit 0, core clock enable, set to 1).
The memory controller must be powered (Register 16512
(0x4080), Digital Power-Down 0, Bit 6, memory controller, set
to 1).
The sound engine must be powered (Register 16512 (0x4080),
Digital Power-Down 0, Bit 0, sound engine, set to 1).
Table 24. Generic Control Word Format
Byte 0
Byte 1
Byte 2
Byte 3
Byte 41
CHIP_ADR[6:0], R/W
SUBADR[15:8]
SUBADR[7:0]
Data
1 Continues to end of data.
相關(guān)PDF資料
PDF描述
XR16V2751IM-0B-EB EVAL BOARD FOR V2751 48TQFP
LBR2518T100M INDUCTOR WOUND 10UH 235MA 1007
VE-JVX-EZ-S CONVERTER MOD DC/DC 5.2V 25W
A3CCH-2418G IDC CABLE - AKC24H/AE24G/AKC24H
BA6238A IC DRIVER REV MOTOR 2CH HSIP10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1401AEBZ 功能描述:BOARD EVAL FOR ADAU1401A RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1401EB 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
EVAL-ADAU1401EBZ 功能描述:BOARD EVAL FOR ADAU1401 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1401-EBZ 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
EVAL-ADAU1442EBZ 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板