- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16522 > EVAL-ADAU1381Z (Analog Devices Inc)BOARD EVALUATION FOR ADAU1381 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1381Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADAU1381 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADAU1381 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADAU1381BCBZ-RL7DKR-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCBZ-RL7CT-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCBZ-RL-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCPZ-RL7-ND - IC AUDIO CODEC STEREO LN 32LFCSP ADAU1381BCPZ-RL-ND - IC AUDIO CODEC STEREO LN 32LFCSP ADAU1381BCBZ-RL7TR-ND - IC AUDIO CODEC STEREO LN 30WLCSP ADAU1381BCPZ-ND - IC AUDIO CODEC STEREO LN 32LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
ADAU1381
Rev. B | Page 27 of 84
CLOCKING AND SAMPLING RATES
f/X
INPUT DIVIDE
1, 2, 3, 4
f × (R + N/M)
INTEGER, NUMERATOR,
DENOMINATOR
INPUT MASTER
CLOCK FREQUENCY
256 ×
fS, 512 × fS,
768 ×
fS, 1024 × fS
MCKI
PLL CONTROL
CLOCK CONTROL
AUTOMATICALLY SET TO 1024 ×
fS
WHEN PLL CLOCK SOURCE SELECTED
ADCs
DACs
fS/
0.5, 1, 1.5, 2, 3, 4, 6
SOUND ENGINE
FRAME RATE
SOUND
ENGINE
fS/
0.5, 1, 1.5, 2, 3, 4, 6
CONVERTER
SAMPLING RATE
fS/
0.5, 1, 1.5, 2, 3, 4, 6
SERIAL PORT
SAMPLING RATE
SERIAL DATA
INPUT/OUTPUT
PORTS
A
DC_S
D
A
T
A/
G
P
IO
1
BC
L
K
/G
P
IO
2
L
RCL
K/
G
P
IO
3
D
AC_S
D
A
T
A/
G
P
IO
0
CORE
CLOCK
08
31
3-
02
7
Figure 29. Clock Routing Diagram
CORE CLOCK
For example, if the input to Bit 3 = 49.152 MHz (from PLL),
then Bits[2:1] = 1024 × fS; therefore,
The core clock divider generates a core clock either from the
PLL or directly from MCLK and can be set in Register 16384
(0x4000), clock control.
fS = 49.152 MHz/1024 = 48 kHz
Table 13. Clock Control Register (Register 16384, 0x4000)
Bits
Bit Name
The core clock is always in 256 × fS mode. Direct MCLK fre-
quencies must correspond to a value listed in Table 12, where fS
is the base sampling frequency. PLL outputs are always in 1024
× fS mode, and the clock control register automatically sets the
core clock divider to f/4 when using the PLL.
Settings
3
Clock source select
0: direct from MCKI pin (default)
1: PLL clock
[2:1]
Input master clock
frequency
00: 256 × fS (default)
01: 512 × fS
10: 768 × fS
11: 1024 × fS
Table 12. Core Clock Frequency Dividers
Input Clock Rate
Core Clock Divider
Core Clock
0
Core clock enable
0: core clock disabled (default)
1: core clock enabled
256 × fS
f/1
256 × fS
512 × fS
f/2
SAMPLING RATES
768 × fS
f/3
1024 × fS
f/4
The ADCs, DACs, and serial port share a common sampling
rate that is set in Register 16407 (0x4017), Converter Control 0.
Bits[2:0], converter sampling rate, set the sampling rate as a ratio of
the base sampling frequency. The sound engine sampling rate is
set in Register 16619 (0x40EB), sound engine frame rate, Bits[3:0],
sound engine frame rate, and the serial port sampling rate is set
in Register 16632 (0x40F8), serial port sampling rate, Bits[2:0],
serial port control sampling rate.
Clocks for the converters, the serial ports, and the sound engine are
derived from the core clock. The core clock can be derived directly
from MCLK, or it can be generated by the PLL. Register 16384
(0x4000), clock control, Bit 3, clock source select, determines
the clock source.
Bits[2:1], input master clock frequency, should be set according
to the expected input clock rate selected by Bit 3, clock source
select. The clock source select value also determines the core
clock rate and the base sampling frequency, fS.
It is strongly recommended that the sampling rates for the
converters, serial ports, and sound engine be set to the same
value, unless appropriate compensation filtering is done within
the sound engine.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16V2751IM-0B-EB | EVAL BOARD FOR V2751 48TQFP |
| LBR2518T100M | INDUCTOR WOUND 10UH 235MA 1007 |
| VE-JVX-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
| A3CCH-2418G | IDC CABLE - AKC24H/AE24G/AKC24H |
| BA6238A | IC DRIVER REV MOTOR 2CH HSIP10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1401AEBZ | 功能描述:BOARD EVAL FOR ADAU1401A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1401EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| EVAL-ADAU1401EBZ | 功能描述:BOARD EVAL FOR ADAU1401 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1401-EBZ | 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
| EVAL-ADAU1442EBZ | 功能描述:BOARD EVAL FOR ADAU1442 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。